

2 CIRCUIT DESCRIPTION

2.1 General information

The 80-406 has three printed circuit boards. Circuitry is divided in the following sections:

- Microprocessor/Control
- VCO/Synthesizer
- Transmitter
- Receiver
- Signalling
- Battery

Refer to the Block Diagram and the Schematics.

2.2 Microprocessor/control

The microprocessor **Q17** is constantly operating when the radio is turned ON. It is continuously monitoring the keyboard, the PTT line and other internal inputs such as the squelch detect, etc. When a change occurs, the microprocessor makes the appropriate response. The microprocessor is used for control. The Radio emits a beep on channel change and the synthesizer is loaded with the correct frequency information. The microprocessor runs off a 8 MHz oscillator which is composed of **X1**, **C30**, **C31** and **R48**.

When the radio is first turned on, the microprocessor reads the radio status from the EEPROM **Q8**.

The microprocessor determines the receive frequency codes, then loads the synthesizer via its pins **42** (PLL LE), **46** (PLL CLK) and **43** (PLL DATA).

The microprocessor is fitted with an internal program flash memory as well, therefore functions can be customised, if necessary, upon specific request from the customer (fees may apply).

2.3 VCO / Synthesizer (PLL)

This section consists of the Temperature-Compensated Crystal Oscillator (TCXO), Voltage Controlled Oscillator(VCO), Synthesizer and the Loop Filter.

2.3.a Temperature-Compensated Crystal Oscillator (TCXO)

The reference oscillator (**X401**) is a temperature compensated crystal- oscillator, **RV402** is used to adjust the oscillator on frequency (14.4 MHz) at room temperature (22 °C). The reference oscillator is held within the specified ± 2.5 PPM from -30 to +60°C.

2.3.b Voltage-Controlled Oscillators

Only one of the VCOs runs at a time, which is controlled by **Q420** and **Q17**. When the PTT is pressed, **Q17** pin **34** goes low (approx. 0V) disabling the receive VCO by the **Q420** and biases on **Q419** to enable the transmitter VCO.

The receive VCO consists of **C989-C994**, **CV901**, **L926-L428**, **L933**, and **Q922-Q923**. This VCO oscillates at 45.1 MHz below the programmed receive frequency. The VCO's oscillating frequency is tuned by the varactor **Q923**. The tuning voltage is supplied from the output of the Loop Filter. The output of the VCO is AC coupled to the output buffer **Q914**. The buffered output is coupled to the synthesizer by **R558**, **C530**, and **C505**.

The transmitter VCO consists of **C980-C985**, **C987**, **CV901**, **L924**, **L925**, **L929** and **Q916**, **Q917**.

This VCO oscillates on the programmed transmit frequency. The VCO's oscillating frequency is tuned by the varactor **Q417**. The tuning voltage is supplied from the output of the Loop Filter. The output of the VCO is AC coupled (**C979**) to the output buffer **Q915**.

The transmit voltage controlled oscillator is directly frequency-modulated and operates on the carrier frequency. In the receive mode, the transmit VCO is disabled and the receive VCO is enabled, producing the receive local oscillator signal at a frequency 45.1 MHz below the incoming receive frequency.

The synthesizer is tuned in 5.00 KHz or 6.25 KHz step.

2.3.c Synthesizer

The frequency synthesizer is a large scale monolithic synthesizer integrated circuit **Q429**.

The synthesizer IC contains a dual modular prescaler, programmable divide-by-N counter, prescaler control (swallow) counter, reference oscillator, reference divider, phase detector, charge pump and lock detector.

Also, included in **Q429** are shift registers and control circuits for frequency controls and general device control.

RF output from the active VCO is AC coupled to the synthesizer **Q429** prescaler input at Pin **8**. The divide-by-N counter chain in **Q429**, consisting of the dual-modulus prescaler, swallow counter and programmable counter, divides the VCO signal down to a frequency very close to 5.00 KHz or 6.25 KHz which is applied to the phase detector. The phase comparator compares the edges of this of this signal with that of the 5.00 KHz or 6.25 KHz reference signal from the reference divider and drives the external charge pump (**Q425** and **Q426**).

The synthesizer unlock detector circuit prevents the operation of the transmitter, when the phase lock loop (PLL) is unlocked. The following discussion assumes the unit has been placed in the transmit mode. **Q429** lock detector Pin **7** goes high when the PLL is locked. This high level is applied to Pin **21** of the microprocessor **Q17**. A software timing routing brings the **RX/TX** line low (Pin **29** of **Q17**), feeding this signal through the switch/buffer **Q15**. With the **RX/TX** line low, **Q223A** is cut off and **Q223B** is biased on passing **+5VTX** to **Q431B**, it biases on **Q430** to pass switched **TX B+** to the transmitter amplifier string which enables transmission.

When the PLL become unlocked, the lock detector at **Q429** Pin7 will begin pulsing low. A RC circuit converts pulsing low to a low level for the microprocessor. The microprocessor then changes the **RX/TX** line to a high, thus signalling the other transistor switches to drive **Q430** into cutoff which disable transmission. Therefore, the transmitter remains disabled while the loop remains out of lock.

2.3.d Loop Filter

The Loop Filter, a passive lead-lag filter consisting of **R461-R464** and **C493-C495**, integrates the charge pump output to produce the DC turning voltage for the VCO. One parasitic pole, consisting of **R461/C493** and RF chokes **L428/L429**, prevent modulation of the VCOs by the 5.00 KHz or 6.25 KHz reference energy remaining at the output of the loop filter. Direct FM is obtained for modulating frequencies outside the PLL bandwidth by applying the CTCSS/DCS signals and the pre-emphasized, limited microphone audio to the VCO modulation circuit.

The modulation circuit consists of **R452**, **Q421** and **C487**.

2.4 Transmitter

2.4.a RF Power Amplifier

After the PTT is pressed, the **+5VTX** line switches to approximately 5V. **Q919** is turned on enabling transmit VCO.

The VCO buffer, pre-driver, driver and power amplifier are biased on by **Q430**, which is biased on by the **+5VTX** line switching to 5V. RF output from the transmit VCO(**Q916**) is applied to the VCO output buffer **Q915**.

Output from **Q915** feeds the pre-driver amplifier **Q413**. The output signal from **Q413** feeds the driver amplifier **Q412**, whose output from the driver stage feeds the final RF power amplifier **Q407** to produce the rated output power of 5 watts. The output of the final is applied to a low-pass filter(**C451**, **C452** and **L413**) and then to the transmit/receive switch **Q402**. RF power is then fed to the antenna via the output low-pass filter consisting of **C401**, **C403**, **C405-C408**, **L401**, and **L402**.

2.4.b Antenna Switching

Switching of the antenna between the transmitter and the receiver is accomplished by the antenna transmit/receive switch consisting of diodes **Q401** and **Q402** in conjunction with **C410** and **R402**. In the transmit mode, switched **TX B+** is applied through **R420** and RF choke **L414**, hard forward biasing the two diodes on. **Q402** thus permits the flow of RF power from output of the low-pass filter fed by the output amplifier to the output lowpass filter. **Q401** shorts the receiver input to **C410**, which is AC coupled to ground. **L403**, **C409**, **C410** and **R402** then function as a lumped constant quarter-wave transmission line, thus presenting a high impedance to the RF output path, effectively isolating the receiver input and transmitter output sections.

2.4.c Power control

Output power is controlled via the dual Op-Amp (**Q408**) , which is used as a differential amplifier and comparator.

Current is sensed by the voltage drop across **R421** and **R422**. This voltage is compared to the one set by the 5 watt Adjustment **RV401**. The power output is then reduced or increased by varying the **Q410**'s output voltage applied to the power amplifier **Q407**'s pin 2.

2.4.d Transmitter Audio Circuits

The transmitter audio circuits consist of the audio processing circuits, the CTCSS circuits and the DCS circuits.

2.4.e Audio Processing

Transmit speed audio is providing by either the internal electric microphone **M101** or the external microphone. The microphone audio is applied to MIC MUTE SW **Q235**, and Lo-pass filter **Q214A**, **Q214B**. The audio is pre - emphasized by 6dB per octave by **C236** and **R284**, and then signal amplification.

Limiting the peak-to-peak output. Under these conditions, the MOD. ADJ. Pot **RV201** configured as a four-pole active low-pass filter. The resulting signal is then limited when respect to side band splatter, and has an 18 dB per octave roll-off above 3 KHz.

The audio is then applied through the 25 KHz/12.5 KHz channel spacing SW **Q215** to transmit VCO. By varying the voltage on the varactor diode **Q421** at an audio rate. The resonant frequency of VCO is varied. The result is an oscillator output that is frequency -modulated at the audio frequency.

2.5 Receiver

2.5.a Receiver Front End

In the receive mode, the RF signal enters thorough the antenna, then through the low-pass filter **C404**, **C405**, **C407** - **C409** and **L401-L403**. The diodes **Q401** and **Q402** are biased off so that the output of the low-pass filter is coupled (**C411**) to the first band-pass filter **C811-C818**, **C822-C823**, **L801-L803**. The signal from the band-pass filter is applied to the input of the RF amplifier **Q804**.

The output of the RF amplifier feeds the input to three more stages of band-pass filters consisting of **C825-C839**, and **L804-L808**. The output from the band-pass filter is applied to the mixer's **Q405/L411**.

2.5.b Local Oscillator (LO)

The Receive VCO (**C989-C994**, **CV901**, **L926-L927**, **L933**, **Q922-Q923** and **R953**) provides the LO signal. The VCO is running at 45.1 MHz below the desired receive frequency and is applied to output Buffer **Q915/Q414**. The output of the buffer through the low-pass filter **C433-C435**, **L432-L433** and applied to the mixer **Q405/L411/L412**.

2.5.c Mixer

The mixer is a DBM type (**L411,Q405,L412**). The mixer LO frequency is 45.1 MHz below the desired receiver frequency.

When the receiver frequency is present, the mixer output will be a 45.1MHz signal. The mixer output is peaked for 45.1MHz at **L434**, **C437** and **R413**, and the signal is filtered by crystal filter **F401A** and **F401B** and amplified by **Q406** before being applied to the input of the IF IC **IC6**.

Inside **IC6**, the 45.1MHz IF signal becomes the input to a second mixer with a LO frequency of 44.645 MHz set by **X201**. The 455 KHz ceramic filter **F201** or **F202** filters the second mixer's output which is the second IF signal. The mixer's output is then fed to the internal limiting amplifier and then on to the FM decoder.

2.5.d FM Detector and Squelch

The FM detector output is used for squelch, decoding tones and audio output. The setting of the squelch adjustment potentiometer **RV204** (for 25 KHz channel spacing) and **RV205** (for 12.5 KHz channel spacing) sets the input to the squelch amplifier.

The squelch amplifier is internal to **IC6** and its output is fed to an internal rectifier and squelch detector.

The output on **IC6** Pin **14** signals the microprocessor **Q17** with a low level (~0V) to unmute the radio.

The audio is unmuted by the microprocessor **Q17** Pin 27 switching to a high value (~5V on SQL MUTE) thus biasing on **Q206**. The audio is then routed to the audio amplifier **Q221** via the volume control **S201**.

2.5.e Receiver Audio Circuit

The detector's audio output also is fed to the tone(CTCSS and DCS) low-pass filter **Q212C**.

Then the output of the low-pass filter is routed to the second stage filter **Q212B**. The output of **Q212B** is applied to the squaring circuit **Q212A** and finally to the microprocessor **Q17** Pin **60** for decoding.

Another branching of the detector output feeds the audio high-pass filter **Q208** via **Q212D**. The output of the audio high-pass filter feeds the Volume Control **S201**(VOL). From the wiper arm on the Volume Control, the audio is routed to Pin 2, the input to the audio power amplifier **Q221**. The output of the audio power amplifier is routed through the earphone jack **J401** to the internal speaker **E101**.

2.6 Signalling

2.6.a General

The microprocessor is fitted with a ADC/DAC converter built-in, so it provides generating and decoding the tones for selective calls, CTCSS and DCS. It can do that without using any other external ICs, but only by means of some transistors. The deviation of the selective call can be adjusted by the trimmer RV1.

The microprocessor manages the analogue switches for the scrambler as well, which is base-band-inversion type.

2.6.b CTCSS Tone Encoder / Digital Code Squelch (DCS) Encoder

CTCSS signals and DCS signals are synthesized by microprocessor **Q17** and appear as pulse waveform on I/O line at Pin **39**. This I/O line is a pseudo-sine wave for CTCSS or a DCS pseudo-waveform and is applied to the transistor **Q5** which makes the signals closer to the theoretic CTCSS/DCS signals. The waveform is then smoothed by low pass filters **Q213B** to produce an acceptable sine wave output. The CTCSS tone signal is adjust to the proper level by **RV202**. The DCS signal is adjust to the proper balance by **RV203**. The signal is then applied to the audio processing circuit at **R305** and to the TCXO circuit at **X401**.

2.6.c Selective call

Similarly to CTCSS/DCS, selcal signals are also generated and decoded by the microprocessor **Q17**. The selcal decode input is the pin **59** (**ADC_SELCALL**), whilst the TX tones are generated at pin **37** (**SELCALL_PWM**), then fed to the transistor **Q4** and associated circuitry which provides to amplify and smooth the tones in order to make them suitable for the modulator. **RV1** adjusts the level (deviation) of the tones.

2.6.d Scrambler

It's a classic "baseband inversion" scrambler which inverts the audio baseband (300-30000 Hz). The audio baseband **AFTX_IN** is mixed with a fixed tone (1300 Hz) **SCRMBLR_CLK** generated by the microprocessor **Q17**. The mixer's output **AFTX_OUT** is a scrambled baseband which sounds garbled (not understandable) by normal receivers. However, if the receiver is equipped with the same kind of scrambler which is properly set on the same fixed tone, the received scrambled baseband is fed in the RX mixer which provides a complementary process obtaining a clear (understandable) baseband at its output. If fact if the scrambled transmission is received by the party's 80-106 (with scrambled activated), the scrambled baseband **AFRX** is fed to the scrambler unit and mixed with the same tone generated by the microprocessor. The output of the mixer **AFRX_OUT** is a normal (unscrambled) baseband and can be clearly heard.

As you can see, the over stated fixed audio tone acts as a encoding/decoding key, so it must be the same both at the TX and RX parties. As already stated, the standard version of 80-106 is fitted with a 1300 Hz encoding/decoding key, however a different tone can be required.

2.7 Battery

The battery connects to the contact pins(**CN201** and **CN202**) on the bottom end of the Radio. The positive

terminal of the battery connects to the ON/OFF Volume Control switch (**S201**) and the negative terminal connects to chassis ground. Low battery sense **R101/R102**, voltage regulator **Q222** and transmit power module **Q407**.

80-106 Service Manual

The battery voltage status is monitored by the microprocessor **Q17** Pin **61** which senses the battery voltage through the **BATT+SW** line by means of **R51/R49**. When the battery voltage is approximately 5.8V, the microprocessor considers the battery discharged and switches off the circuits of the radio.

When the Radio is on a channel with no tone programmed, the BATTERY SAVER Mode is enabled when programmed.

In the BATTERY SAVER mode, the microprocessor **Q17** generates a square wave signal at Pin **48** which is applied to the inverter **Q10-F**. The signal's duty cycle varies according to what the POWER SAVE TIMER is set. When the microprocessor **Q17** Pin **48** goes high (approx. 5 V) **Q226** (receiver module) is biased off, **Q225** is biased on, **Q224A** is cut off, and **Q223A** is cut off, thus turning the supply off to **C6**.