



EXHIBIT D

Circuit Diagram




JP1 is used for Mother Board application only. For RTL8139A, JP1 is isolated when JP1 is connected to GND. When JP1 is floating, JP1 is connected to VCC. For RTL8139B, JP1 is connected to GND. For RTL8139C, JP1 is connected to VCC. C1, C20 and R40 must be removed for RTL8139



DE-COUPLE CAPS OF RTL8139A MUST BE PLACED AS CLOSE TO CHIP AS POSSIBLE (INCLUDING C11, C33, C35, C37)

LINK 2 SCH R420 3 SCH R420 3 SCH R420 3 SCH



CS TECHNOLOGY INC
10000 RIVERVIEW BLVD
ENGINEER: Y.C. KANG
P/N: PL340001811

FAST ETHERNET 10/100 PCI CARD

Document Number
CS-R420-PCI-CARD-V2

Rev 3

Sheet 6 of 3

