





JP1 is used for Mother Board application only and RTL8139A is isolated when JP1 is ON. If you are using a daughter board, JP1 is necessary for RTL8139. C11, C20 and R40 must be removed for RTL8139.




DE-COUPLE CAPS OF RTL8139A MUST BE PLACED AS CLOSE TO CHIP AS POSSIBLE (INCLUDING C11, C33, C35, C37)

LINK 2 SCH R400_2SCH R420_2SCH R420_BULK_SCH



GNDs, GNDs ARE ANALOG GNDs FOR PHY AND TWISTER, MUST BE SEPARATED



CIS TECHNOLOGY INC
FILE: R400_1.SCH
BUSINESS: CIS
P/N: PL40001811



Document Number: CIS-R420-PCI-CARD-V2
Title: FAST ETHERNET 10/100 PCI CARD

Rev: 3
Date: Wednesday, July 26, 1995

400.311
400.31

2 of 3

RTL8139/8139A's power plane should be isolated from other component's power plane. The power plane should be as close as possible to RTL8139A. C10 and C15 are not used now, reserved for future use. The difference between RTL8139 and RTL8139A are pin 76 and pin 95. Pin 76, 95 are not used in RTL8139. Pin 76 in RTL8139A is PMEB used for power management, pin 95 is for isolation function. R27 is used to open the 1.5V USB and is 0 Ohm in RTL8139A as analog power. USB is not used for 12V->5V power, for a stable analog power, do not use 5V.



CS TECHNOLOGY INC.
 FILE :R420_2 SCH
 ENGINEER :Y.C KANG
 P/N : PL340001911

FAST ETHERNET 10/100 PC BOARD

Document Number:
 CIS-R420-PC-BOARD-V2

Rev 3

Sheet 2 of 3

