


















NOTE:JW1-1;JW1-2;JW1-3;JW1-4



AD25,P27 TRACE = 10mils wide  
and less than 0.5"



NEAR TO MCH  
Should be placed no more than 4" away  
from MCH or ICH4













| INPUT CONDITION |     |     |     |     | OUTPUT FREQUENCY |      |      |                   |
|-----------------|-----|-----|-----|-----|------------------|------|------|-------------------|
| FS4             | FS3 | FS2 | FS1 | FS0 | CPU              | 3V66 | PCI  | PLL Gear Constant |
| 1               | 1   | 1   | 0   | 0   | 166.6            | 66.6 | 33.3 | 48.00741          |
| 1               | 1   | 1   | 0   | 1   | 100.0            | 66.6 | 33.3 | 48.00741          |
| 1               | 1   | 1   | 1   | 0   | 200.0            | 66.6 | 33.3 | 48.00741          |
| 1               | 1   | 1   | 1   | 1   | 133.3            | 66.6 | 33.3 | 48.00741          |





|                                                                                       |                                      |                                                                                       |                    |
|---------------------------------------------------------------------------------------|--------------------------------------|---------------------------------------------------------------------------------------|--------------------|
|  |                                      |  |                    |
| <p>Title</p>                                                                          |                                      |                                                                                       |                    |
| <p>ATI 1</p>                                                                          |                                      |                                                                                       |                    |
| <p>Size<br/>C</p>                                                                     | <p>Document Number<br/>Ampere300</p> |                                                                                       | <p>Rev<br/>R00</p> |
| <p>Date:<br/>Monday, April 14, 2003</p>                                               | <p>Sheet 8 of 27</p>                 |                                                                                       |                    |





|        |                            |
|--------|----------------------------|
| ROMCS# | ADD IN CARD                |
| DNI    | DON'T READ BIOS STRAPS     |
| 10K    | READ BIOS STRAPS (DEFAULT) |

|      |                  |
|------|------------------|
| MMA8 | BUS CLOCK SELECT |
|      | SEE TABLE BELOW  |

|      |      |          |
|------|------|----------|
| MMA2 | MMA1 | AGP SKEW |
| DNI  | DNI  | DEFAULT  |
| X    | X    | TBD      |

|      |      |            |
|------|------|------------|
| MMA4 | MMA3 | 1XCLK SKEW |
| DNI  | DNI  | DEFAULT    |
| X    | X    | TBD        |

|      |                    |
|------|--------------------|
| MMA5 | ID DISABLE         |
| DNI  | NORMAL ( DEFAULT ) |
| 10K  | IDSEL DISABLE      |

|      |                 |
|------|-----------------|
| MMA6 | BUS TYPE        |
|      | SEE TABLE BELOW |

|      |                          |
|------|--------------------------|
| MMA7 | VGA DISABLE (OPTIONAL)   |
| 2-3  | VGA IS ENABLED (DEFAULT) |
| 1-2  | VGA IS DISABLED          |


|      |                           |
|------|---------------------------|
| MMA8 | ENINIB (OPTIONAL)         |
| 2-3  | INT PIN ENABLED (DEFAULT) |
| 1-2  | INT PIN DISABLED          |


|      |                             |
|------|-----------------------------|
| MMA9 | IDSEL IN AGP MODE(OPTIONAL) |
| DNI  | AD16 (DEFAULT)              |
| 10K  | AD17                        |

|       |       |              |
|-------|-------|--------------|
| MMA11 | MMA10 | AGP VCD GAIN |
| DNI   | DNI   | DEFAULT      |
| X     | X     | TBD          |


|          |         |
|----------|---------|
| PCI133EN | PCI BUS |
|          | AGP BUS |










PLACE CAPS NEAR VIAS FOR RETURN CURRENT PATH FOR DDR TRACES.





SDQ0.631 <<SDQ0.631 5  
SDQ.0.631 <<SDQ.0.631 11  
NRDQ0.81 <<SDQ0.81 5  
DQ0.81 <<DQ0.81 11



SCB.71 <<SCB.71 5  
SCB.10.71 <<SCB.10.71 11






VTT\_DIMM: 3A  
1.25V DDR TERMINATOR
































The two resistors should be close placed.




The two resistors should be close placed.








AD=20  
PCI SLOT 1



Infineon - 10N03 / 05N03  
Fairchild - 7030BL / 7030BL  
CET - 7030L / 8030L  
GS - 70N03 / 75N03  
IR - 3704S / 3711



+5% 0603 10K NA R327  
DTR2 2 1 VCC3

PSON active strapping  
IN : PSON is high active (push-pull output)  
OUT: PSON is low active (open-drain output)

LPC Base address strapping  
IN : 4E  
OUT: 2E

5VSB

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB

AVDD\_LPC

VCC3

3VSB







AVDD\_LPC




VCC3

3VSB


AVDD\_LPC

VCC3





DVT ADD NOTICE:  
These differential signals must assure  
same length and same space, have  
ground trace shielded is the best.



The longest DD(0.7) trace shall be not more than 0.5" longer than STROBE trace as measure from the IC pin to the connector. The shortest DD(15..0) trace shall be no more than 0.5" shorter than either STROBE trace as measure from IC pin to the connector

Layout NOTE:  
1.All Ground Pin Should Connect Together  
2.The following pin:120,69,76,91,93 should kept as short as possible and shielded with ground parallel path.

