

2-MEMORY




2-MEMORY

3-WLAN




3-WLAN

1-CPU-RT5350



1-CPU-RT5350


4-ETHERNET



5-POWER


Filename :

AP-RT5350-V22-SPI-SDRAM-1X1-101018.DSN


			RALINK TECHNOLOGY, CORP. CONFIDENTIAL		
			Title 11n 2.4G AP-RT5350		
Size B	Document Number AP-RT5350-V22.SCH			Rev 2.2	
Date: Friday, April 19, 2013	Sheet 1 of 16				

LDORF_Out



C8 layout close D8





C11 layout close C7





L34 ,C252 layout close C1 and F1











			RALINK TECHNOLOGY, CORP. CONFIDENTIAL		
			Title: RT5350 SDRAM I/F-B		
Size	Document Number				Rev
B	13-RT5350 SDRAM I/F-B.SCH				2.2
Date:	Friday, April 19, 2013			Sheet	3 of 16





		RALINK TECHNOLOGY, CORP. CONFIDENTIAL	
		Title: RT5350 Pheripheral-C	
Size	Document Number		Rev
B	13-RT5350 Pheripheral-C.SCH		2.2
Date:	Friday, April 19, 2013	Sheet	4 of 16






RALINK TECHNOLOGY, CORP. CONFIDENTIAL		
	Title: RT5350 USB-D	
	Size: B	Document Number: 14-RT5350 USB-D.SCH
Date: Friday, April 19, 2013	Sheet: 5	of 16
		Rev: 2.2





PHY address 5~d0	-> Internal PHY for port 0
PHY address 5~d1	-> Internal PHY for port 1
PHY address 5~d2	-> Internal PHY for port 2
PHY address 5~d3	-> Internal PHY for port 3
PHY address 5~d4	-> Internal PHY for port 4
PHY address 5~d5	-> default for the external Port 5
PHY address 5~d5 ~ 5~d31 are free for the external PHY.	








		RALINK TECHNOLOGY, CORP. CONFIDENTIAL	
		Title: RT5350 Power-F	
Size: B	Document Number: 16-RT5350 Power-F.SCH		Rev: 2.2
Date: Friday, April 19, 2013	Sheet: 7	of: 16	



		RALINK TECHNOLOGY, CORP. CONFIDENTIAL	
		Title: RT5350 Internal S/W-G	
Size: B	Document Number: 17-RT5350 Internal SW-G.SCH		Rev: 2.2
Date: Friday, April 19, 2013	Sheet: 8	of: 16	









RT5350 Boot Up Strapping

Pin Name	Description	Value=0	Value=1
SPI_CLK	XTAL_FREQ_HI	20MHz	40MHz
WLAN_LED_N	Big Endian	Little Endian	Big Endian
EPHY_LED4_N	DRAM_FROM_EE	from boot strapping	from EEPROM
{EPHY_LED3_N, EPHT_LED2_N}	DRAM_SIZE	INIC/AP(SDR) 0: 2MB/8MB 1: 8MB/16MB 2: 16MB/32MB 3: 32MB/64MB	
{EPHY_LED1_N, EPHT_LED0_N}	CPU_CLK_SEL	CPU clock select 0: 360MHz 1: Reserved 2: 320MHz 3: 300MHz	
{SPI_MOSI, TXD2, TXD}	CHIP_MODE[2:0]	A vector to set chip function/test/debug modes 0 : Normal mode(boot from SPI serial flash) 1 : iNIC-USB mode 2 : Reserved 3 : Reserved 4 : Reserved 5 : iNIC-PHY mode 6 : SCAN mode 7 : TEST/DEBUG mode	



	RALINK TECHNOLOGY, CORP. CONFIDENTIAL		
	Title: CONFIG		
	Size: B	Document Number: 23-CONFIG.SCH	Rev: 2.2
Date: Friday, April 19, 2013		Sheet: 11 of 16	

(ANTENNA.0)
(TX0/RX0)









5V DC INPUT



Reset Circuit





		RALINK TECHNOLOGY, CORP. CONFIDENTIAL	
		Title LED	
Size B	Document Number 6-LED.SCH		Rev 2.2
Date: Friday, April 19, 2013	Sheet 1		of 16