CIRCUIT DESCRIPTION: Fennec VHF,UHF

GENERAL INFORMATION

The Fennec VHF and UHF has two printed circuit boards; Front board, Radio Frequency and Audio Frequency (RF) board. The Front board contains the Display/Key Input Section. The RF board contains the VCO/Synthesizer section, Transmitter Section, Receiver Section, Transmitter Audio circuitry, the Microprocessor/Control Section. Receiver Audio circuitry.

MICROPROCESSOR / CONTROL SECTION

The microprocessor **IC1001** is constantly operating when the radio is turned ON. It is continuously monitoring The keyboard, the PTT line and other internal inputs such as the squelch detect, etc. When a change occurs, the Microprocessor makes the appropriate response. The microprocessor is used for control. The Radio emits a beep On channel change and the synthesizer is loaded with the correct frequency information. The microprocessor runs off a 19.6608 MHz oscillator which is composed of **X1001**, **C1003**, **C1004**, and **R1002**.

When the radio is first turned on, the microprocessor reads the radio status from the EEPROM **IC1003**. The microprocessor determines the receive frequency codes, and then loads the synthesizer via its pins 96,97 and 99.

VCO / SYNTHESIZER SECTION

This section consists of the Temperature-Compensated Crystal Oscillator (TCXO) circuit, Voltage Controlled Oscillators (VCO) circuit, Synthesizer and the Loop Filter. These circuits are found on the RF board.

Temperature-Compensated Crystal Oscillator (TCXO) circuit

The reference oscillator is a temperature compensated crystal-controlled, Oscillator is held within the specified ± 2.5 PPM from -30 to +60 degree C. (X301)

Voltage-Controlled Oscillators circuit

Only one of the VCOs runs at a time, which is controlled by **IC301** and **IC1001**. When the PTT is pressed, **IC1001 pin35** goes High (RX_B) enabling the receive **+8V by the Q703** and biases on **Q701** to enable the transmitter VCO.

The receive VCO consists of C323-C327, L305, and D301, Q304.

This VCO oscillates at 45.1 MHz above the programmed receive frequency.

The VCO's oscillating frequency is tuned by the varactor **D301**.

The tuning voltage is supplied from the output of the Loop Filter.

The output of the VCO is AC coupled (C317) to the synthesizer and the output buffer Q303 respectively. The output of the VCO buffer Q303 is AC coupled (C317 and R308-R310, C316, C318) to the synthesizer and the output buffer Q302 respectively.

The transmitter VCO consists of C339 – C345, C347, C357, C358, L308, L309, Z302, Z303, Q307, D303. This VCO oscillates on the programmed transmit frequency. The VCO's oscillating frequency is tuned by the varactor D303. The tuning voltage is supplied from the output of the Loop Filter.

The transmit voltage controlled oscillator is directly frequency-modulated and operates on the carrier frequency.

In the receive mode, the transmit VCO is disabled and the receive VCO is enabled, producing the receive local oscillator signal at a frequency 45.1MHz above the incoming receive frequency. The synthesizer is tuned in 5.00 kHz or 6.25 kHz step.

Synthesizer

The frequency synthesizer is a large-scale monolithic synthesizer integrated circuit C301.

The synthesizer IC contains a dual modulus prescaler, programmable divide-by-N counter, prescale control (swallow) counter, reference oscillator, reference divider, phase detector, charge pump and lock detector. Also, included in **IC301** are shift registers and control circuits for frequency controls and general device control.

RF output from the active VCO is AC coupled to the synthesizer **IC301** prescaler input at Pin 13. The divide counter chain in **IC301**, consisting of the dual-modulus prescaler, swallow counter and programmable counter, divides the VCO signal down to a frequency very close to 5.00 kHz or 6.25kHz which is applied to the phase detector. The phase comparator compares the phase with the 5.00kHz or 6.25kHz reference signal from the reference divider and drives the charge pump.

The synthesizer unlock detector circuit prevents the operation of the transmitter and receiver, when the phase lock loop (PLL) is unlocked.

The following discussion assumes the unit has been placed in the transmit mode. **IC301** lock detector Pin 6 goes high when the PLL is locked. This high level is applied to Pin 98 of the microprocessor **IC1001**.

A software timing routing brings the TX line High (Pin 47 of IC1001). With the TX line low, Q702 is cut off and Q208 is biases on passing +5VTX-B to Q202, it biases on IC701 to pass switched TX-B to the transmitter amplifier staring which enables transmission.

When the PLL become unlocked, the lock detector at **IC301** Pin6 will begin pulsing low. A RC circuit converts pulsing low to a low level for the microprocessor.

The microprocessor then changes the TX_B line to a low, thus signaling the other transistor switches to drive **Q702** into cutoff which disable transmission. Therefore, the transmitter remains disabled while the loop remains out of lock and "PLL ERR" is displayed.

Loop Filter

The Loop Filter, a passive lead-lag filter consisting of **R317-R322** and **C332 - C335**, integrates the charge pump output to produce the DC turning voltage for the VCO. One parasitic pole, consisting of RFchokes **L306/L307**, Prevent modulation of the VCOs by the 5.00 kHz or 6.25 kHz reference energy remaining at the output of the loop filter.

Direct FM is obtained for modulating frequencies outside the PLL bandwidth by applying the CTCSS/DCS signals and the pre-emphasized, limited microphone audio to the VCO modulation circuit. The modulation circuit consists of **R326**, **R327** and **D304**.

TRANSMITTER SECTION

RF POWER Amplifier

After the PTT is pressed, the **RX 8V** off and **+3.3VTX-B** line switches to approximately 3.3V. **Q305** is turned off enabling transmit VCO.

The VCO buffer, pre-driver, driver and power amplifier are biased on by **Q701**, which is biased on by the **TX 3.3V** line switching to 3.3V. RF output from the transmit VCO (**Q307**) is applied to the VCO output buffer **Q303**, **Q301**.

Output from Q303, Q301 feeds the buffer Q401.

The output signal from **Q404** feeds the Power module amplifier **IC402**, whose output from the driver stage feeds the final RF power amplifier **IC402** to produce the rated output power of 25 watts or 50Watts. The output of the final is applied to a low-pass filter (**C101-C107**, **C425**, **C427**, **L101 - 103** and **L105**) and then to the transmit/receive switch **D402**, **D101**. RF power is then fed to the antenna via the output low-pass filter consisting of **C440-C445**, **L415** and **L416**.

Antenna Switching

Switching of the antenna between the transmitter and the receiver is accomplished by the antenna

transmit/receive switch consisting of diodes D402 and Q101. In the transmit mode, switched 8V is applied

through **R416** and RF choke **L403**, hard forward biasing the two diodes on. **D402** thus permits the flow of RF power from output of the low-pass filter.

L104 and C108 are preventing receiver circuit from Tx power input.

POWER CONTROL

Output power is controlled by the microprocessor (IC1001), the D/A converter (IC1004), the dual Op-Amp

(Q401), which is used as a differential amplifier and comparator.

RF Power is sensed by the voltage detect C424, C433, D405.

When the radio Hi power mode, this voltage is compared to D/A converter voltage at the high power mode

(25 or 50 watts).

When the radio Low power mode, this voltage is compared to D/A converter voltage at the 5-watt. The power output is then reduced or increased by varying the applied voltage to the gate of the power amplifier Module IC (IC402).

Transmitter Audio Circuits

The transmitter audio circuits consist of the audio processing circuits, the CTCSS circuits and the DCS circuits.

Audio Processing

Transmit speech audio is providing by either the internal microphone or the external microphone. The audio is pre -emphasized by 6dB per octave by C525 and R543, and then signal amplification. The microphone audio is applied to amplifier **IC504A**, **IC502** and low-pass filter **IC502**. **IC502** has limiting function.

The Modulation adjustment is done by Output Voltage (Pin 7 IC1004).

The resulting signal is then limited and is applied to low pass filter (-30dB per octave roll-off above 3 KHz). The audio is then applied through the 25 KHz/12.5KHz channel spacing SW **Q502** to varactor diode **D304** in transmit VCO.

By varying the voltage on the varactor diode **D304** at an audio rate, VCO output is frequecy-modulated.

CTCSS Tone Encoder / Digital Code Squelch (DCS) Encoder

CTCSS signals and DCS signals are synthesized by microprocessor **IC1001** and appear as pulse waveform on DA converter IC1004 pin 8. This I/O line is applied to a digital-to-analog converter network (consisting of **R583**, **R584**, **C549** and **C550**) which produces a pseudo-sine wave at its output. The waveform is smoothed by low pass filters **Q508A**, **Q508D** to produce an acceptable sine wave output. The CTCSS tone signal is adjust to the proper level by **IC509**.

RECEIVER SECTION

Receiver Front End

In the receive mode, the RF signal enters thorough the antenna, then through the low-pass filter C101-C107, and L101-L103. The diodes D402 and D101 are biased off so that the output of the low-pass filter is coupled (L104, L106 and C111) to the first band-pass filter C113-C117, C119, C120, L107-L111, D103, D104, R102,R103 and to the Front End RF overload protection diode pair D101, D102. The signal from the band-pass filter is applied to the input of the RF amplifier Q101.

The output of the RF amplifier feeds the input to three more stages of band-pass filters consisting of C123-C126, L113,L114, D105,D106 and R109. The output from the band-pass filter is applied to the mixer's Q102/L116.

Local Oscillator (LO)

The Receive VCO (C324-C327, L305, C330, C331, Q304 and D301.) provides the LO signal. The VCO is running at 45.1 MHz above the desired receive frequency and is applied to output Buffer Q303/Q301. The output of the buffer through the switch diode D107 and low pass filter C129, Z101, Z102 and L115 and applied to the mixer Q102/C130.

Mixer

The mixer is an Active type (**Q102**). The mixer LO frequency is 45.1 MHz above the desired receiver frequency.

When the receiver frequency is present, the mixer output will be a 45.1MHz signal. The mixer output is peaked for 45.1MHz at L117, C133 and R201, and the signal is filtered by crystal filter F201,F204 and amplified by Q201 before being applied to the input of the IF IC IC201.

The 45.1MHz IF signal and 2nd LO frequency of 44.645 MHz (VCO) are mixed in **IC201**. The 455 kHz ceramic filter **F402** or **F403** filter the second mixer's output. The resulting signal is the second IF signal. The mixer's output is then fed to the internal limiting amplifier and then on to the FM decoder.

FM Detector and Squelch

The FM detector output is used for squelch, decoding tones and audio output.

The squelch amplifier is inside of **IC201** and its output is fed to an internal rectifier and squelch detector. The output on **IC201** Pin 13 signals the microprocessor **IC1001** with a low (\sim 0V) to unmute the radio. The audio is unmuted by the microprocessor IC1001 Pin 33 switching to a high (\sim 5V) thus biasing on Q510. The audio is then routed to the audio amplifier **IC507** via the volume control VOL1201.

Receiver Audio Circuit

The detector's audio output also is fed to the tone (CTCSS and DCS) low-pass filter **IC502** (pin 23 in, pin 24 out).

The output of **IC502** is passed to **IC501B** input (pin 6). The output of **IC501B** output (pin 7) is applied to the microprocessor **IC1001** Pin83 for decoding.

The detector output feeds the audio high-pass filter **IC502**. The output of the audio high-pass filter feeds the Volume Control **VOL1201** (VOL). From the wiper arm on the Volume Control, the audio is routed to IC506B (pin 6), the output of IC506B output applied to the audio power amplifier Pin1 of **IC507**. The output of the audio power amplifier is routed through the external speaker jack **J501** to the internal speaker **SP1**.