

## Type1SC Hardware Design Guidelines

Version	Release Date	Comments
0.1	10/01/2018	Initial draft
0.2	11/08/2018	Revisions following first review
0.3	03/27/2019	Revised VBAT_FEM Max Current
0.4	07/01/2019	Added FCC Notice

THIS PAGE INTENTIONALLY LEFT BLANK

# TABLE OF CONTENTS

1	Introduction .....	6
1.1	Scope.....	6
1.2	Audience.....	6
1.3	Contact Information and Support.....	6
1.4	Text Conventions .....	6
1.5	Acronyms.....	6
1.6	Related Documents .....	7
2	Introduction .....	8
2.1	High Level Block Diagram.....	8
2.2	Supported bands.....	8
2.3	Tx Output Power.....	8
2.4	Rx Sensitivity .....	8
2.5	Power Modes .....	8
2.5.1	LS Power Mode .....	9
2.5.2	DS Power Mode .....	9
2.5.3	DH0 Power Mode .....	9
2.5.4	DH1 Power Mode .....	9
2.5.5	DH2 Power Mode .....	9
2.5.6	PSM Current Draw .....	9
2.5.7	eDRX Current Draw.....	10
2.6	Certification and Regulatory.....	11
2.7	Power Supply Range .....	11
2.8	Temperature Range .....	11
2.9	Mechanical Specifications.....	12
2.10	Pin Layout and Descriptions .....	13
2.11	Reference Circuit .....	22
3	Power.....	22
3.1	Power Up Sequence .....	22
3.2	Power Down Sequence.....	22
3.3	Power Supply Scenarios (by Battery Type).....	22
3.3.1	LiPo Battery (3.2 ~ 4.35 V) .....	23
3.3.2	CR17450 Battery (2.2 ~ 3.0 V).....	23
3.3.3	AA Lithium Battery (1.0 ~ 1.5 V).....	23
3.4	PMU.....	23
3.4.1	PMU_SHUTDOWN .....	24
3.4.2	PMU_POWER_BUTTON .....	24
3.4.3	PMU_WAKEUP .....	24
4	SIM Interface.....	24
5	Host Interface.....	24
6	Antenna Requirements .....	25
6.1	Main Antenna .....	25
6.2	MIPI RFFE for Antenna Tuning .....	26
6.3	GPS Coexistence.....	26
7	APPLICATION PCB DESIGN .....	26
7.1	Solder Reflow.....	26
7.1.1	Antenna Installation Guidelines .....	27
7.1.2	PCB Design Guidelines .....	27
7.1.3	Transmission line design .....	28
8	FCC Notice.....	29
8.1	FCC Test Data.....	29
8.2	ISED Test Data.....	29

## LIST OF FIGURES

Figure 1 Module block diagram.....	8
Figure 2 Land pattern: top view, in millimeters .....	12
Figure 3 Pin layout: top view .....	13
Figure 4 Power up sequence .....	22

## LIST OF TABLES

Table 1 Supported bands .....	8
Table 2 Power supply range.....	11
Table 3 Temperature range.....	11
Table 4 Pin description .....	21
Table 5 I/Os with PU/PD.....	21
Table 6 Special UART signals for certification/testing .....	22
Table 7 PMU system signals .....	23
Table 8 Host interface signals .....	25

# 1 Introduction

## 1.1 Scope

This document introduces the Murata Type1SC LTE CatM1/NB1 module and presents some possible and recommended guidelines for developing new products based on this module. The information given should be used as a guide and a starting point for properly developing products with the Murata module.

## 1.2 Audience

This document is intended for Murata customers, especially system architects and HW engineers, to design products based on the Murata Type1SC module.

## 1.3 Contact Information and Support

For general contact, technical support services, technical questions and report documentation errors contact Murata Technical Support at [techhelp@murata.com](mailto:techhelp@murata.com).

Please keep us informed of your comments and suggestions for improvements. Murata will take into consideration any and all feedback from the users of this information.

## 1.4 Text Conventions



**Danger** – This information MUST be followed or catastrophic equipment failure or bodily injury may occur.



### **Caution/Warning**

Alerts the user to important points about using the product; if these points are not followed, the product and end user equipment may fail or malfunction.




**Tip/Information** – Provides advice and suggestions that may be useful when using the product.

## 1.5 Acronyms

Acronym	Meaning
3GPP	3rd Generation Partnership Project
API	Application Programming Interface
CPU	Central Processing Unit
eDRX	Extended Discontinuous Reception
eMTC	enhanced Machine-Type Communication
EVB	Evaluation Board
FW	Firmware
GPIO	General Purpose Input/Output
FEM	Front End Module
HF	Hyper Frame (10.24s)
MIPI	Mobile Industry Processor Interface
IoT	Internet of Things
LiPo	Lithium-ion Polymer
LTE	Long Term Evolution
LPWA	Low Power Wide Area
PC	Personal Computer
PSM	Power Saving Mode
PTW	Paging Time Window
RF	Radio Frequency
RFFE	RF Front End
SoC	System on Chip
SW	Software
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus

## 1.6 Related Documents

### [1] Type1SC Reference Schematics



## 2 Introduction

Type1SC is Murata's new LTE series for IoT applications. The module can be used as a wireless communication front-end for wearable products, offering mobile communication features to an external host CPU through its interfaces.

**Note:** NB1 will be supported in a future firmware release.

### 2.1 High Level Block Diagram

The following block diagram illustrates the module which contains the ALT1250 LTE Cat M1/NB1 SoC, RF FEM, 128 MBits flash and clocks.




Figure 1 Module block diagram

### 2.2 Supported bands

The module supports the following bands:

Product	LTE Bands	Regions
LBAD0XX1SC	LB: B5/B8/B12/B13/B14/B17/B18/B19/B20/B26/B28 MB: B1:B2/B3/B4/B25	Americas, EU and ASEAN

Table 1 Supported bands

### 2.3 Tx Output Power

The LTE bands in the 1SC module meet the 3GPP spec for a Power Class 3 device (23 dBm).

### 2.4 Rx Sensitivity

The receive sensitivity of the module will be around -103 dBm.

### 2.5 Power Modes

The 1SC module has the following power modes

- LS: Provides very fast entry and recovery time and is mainly used for very short sleeps. It is used for CDRX mode during the networking process.
- DS: Provides fast recovery and entry time and is mainly used during the IDRX networking mode.
- DH2: Provides medium entry and recovery time and is mainly used during the EDRX and IDRX networking modes.
- DH1: Same as DH2, however IO logic is not retained.
- DH05: Provides long entry and recovery times and is mainly used for very long inactivity intervals like PSM. The IO output values are retained in this mode.
- DH0: Same as DH05, however IO output values are not retained.



The device chooses the described power modes according to the networking state and the maximum allowed chip power mode configuration.

An application note will be provided to show how to configure the module and the R&S CMW500 to test the different power modes.

### 2.5.1 **LS Power Mode**

Only one of the following pins can be used to wake up the device

- RTC Expiration
- PMU\_POWER\_BUTTON
- PMU\_WAKEUP
- PMU\_SHUTDOWN
- AntiTamper

Other digital interface pins can also be configured to wake up the system (up to 10 GPIO's can be used). Serial interface pins are not active in this mode

### 2.5.2 **DS Power Mode**

This mode is the same as LS, but requires lower power consumption due to the unused reference clock.

The average current draw in this mode of operation is 2.5mA.

### 2.5.3 **DH0 Power Mode**

The following occurs in the DH0 power mode:

- All digital logic is powered down
- Memories are not retained
- IO's are not stored
- The RTC is on
- One of the following dedicated pins is used to wake from this mode:
  - RTC Expiration
  - PMU\_POWER\_BUTTON
  - PMU\_WAKEUP
  - PMU\_SHUTDOWN
  - AntiTamper

The average current draw in this mode of operation is 1.7uA.

### 2.5.4 **DH1 Power Mode**

This mode is similar to DH0, however it enables memory retention to store the system state. A Wakeup event will only initiate a boot flow in a case of state full configuration

The average current draw in this mode of operation is 48uA.


### 2.5.5 **DH2 Power Mode**

This mode is similar to DH1, however it also enables output IOs to latch and wakeup from digital inputs (up to 10 GPIO's can be used)

The current draw is similar to DH1, but will depend on the extra current draw of the GPIOs.


### 2.5.6 **PSM Current Draw**

Currently the PSM mode of operation is not optimized so the current draw will vary. This will be fixed in a future version of firmware. This figure below represents the worst-case condition (This was tested with RK\_50). Current ideal conditions the average current should be 33.76mA.



### 2.5.7 eDRX Current Draw

The SIM card will have a major impact on this feature. Network Carriers will support different modes of operation. The R&S test SIM for the CMW500 does not support SIM deactivation during eDRX cycles. This caused the number to be significantly greater than a setup with a deactivation mode. The feature below shows result using the CMW500 test SIM. Under good conditions using a SIM that can be deactivated, the current draw could be as low as 86µA instead of 377µA for this setup. This setup was using an eDRX cycle of 81.92 s (8 HF).



## 2.6 Certification and Regulatory

The module is certified to GCF 3.70.2 and PTCRB 5.36. The module is fully compliant to CAT M1 3GPP release 13.

The module is FCC/IC certified (HSW-xxxxx) and RED ETSI EN 301908-13 compliant.

## 2.7 Power Supply Range

	Parameter	Range
Absolute maximum rating	VBAT	-0.3 V – 4.35 V
	VBAT_FEM	-0.5 V – 5.2 V
Operating voltage range	VBAT	2.2 V – 4.35 V
	VBAT_FEM	3.2 V – 4.5 V
	I/O (1.8V typ)	1.7 V – 1.9 V
	V <sub>IO</sub>	1.7 V – 1.9 V
V <sub>RETENTION</sub>	VDD	1.0 V – 1.1 V

**Table 2 Power supply range**

## 2.8 Temperature Range

	Range	Note
Storage temperature range	-40 °C – 85 °C	Storage and non-operational
Operating temperature range	-40 °C – 85 °C	Module is fully functional†
	-20 °C – 55 °C	Module is fully functional† and fully meets 3GPP specification

(†) Functional: the module is able to connect to PDN and transfer data.

**Table 3 Temperature range**

## 2.9 Mechanical Specifications

- Dimensions:  $11.1 \times 11.4 \times 1.4 \text{ mm}^3$  (typ)
- Weight: 443 mg




Figure 2 Land pattern: top view, in millimeters

## 2.10 Pin Layout and Descriptions




Figure 3 Pin layout: top view

1SC Pin No	Module Pin Name	ALT12 50 IC Pin No	ALT1250 IC Symbol Pin Name	Type	Input/Output	Reset Value	IO Domain/Supply	Description
1	DEBUG_RSTN	P4	DEBUG_RSTN	Digital	I/O	PU	VDDIO	Reserved (No Connection)
2	DEBUG_SEL	M4	DEBUG_SEL/ GPIO31	Digital	I/O	PD	VDDIO	Reserved (No Connection)
3	EJ_TDO	N5	EJ_TDO/ GPIO22	Digital	I/O	PU	VDDIO	Reserved (No Connection)
4	EJ_TRST	J5	EJ_TRST/ GPIO20	Digital	I/O	PD	VDDIO	Reserved (No Connection)
5	PMU_AT_IN	R3	PMU_AT_IN	Analog	I		VRTC	Anti-tamper input; short to GND if not used
6	PMU_WAKEUP	P2	PMU_WAKEUP	Analog	I		VRTC	Device Wakeup active high; Device Wake-Up
7	VDD_RF	L1	PMU_VO_RF	Power	O			MIPI RFFE VIO (antenna tuning)
8	VSIM	R1	PMU_VO_SIM	Power	O			SIM LDO output
9	VDD_AUX	T2	PMU_VO_AUX_LDO	Power	O			SC2 LDO output
10	VDD_XO	N1	PMU_VO_XO	Power	O			Reserved (No Connection)
11	SIMIO	M10	SC_IO/ GPIO14	Digital	I/O	PD	VDDIO	SIM Data 1.8V

1SC Pin No	Module Pin Name	ALT12 50 IC Pin No	ALT1250 IC Symbol Pin Name	Type	Input/Output	Reset Value	IO Domain/Supply	Description
12	I2C1_SDA	H2	I2C1_SDA/ SPIS_MRDY/ PWM 3/ MCU_I2C1_SDA/ MCU_FLASH1_SCK/ UART0_RI/ MCU_SPI M1_CLK_A/ MCU_PWM3/ GPIO44	Digital	I/O	PU	VDDIO	Reserved (No Connection)
13	I2C1_SCL	H4	I2C1_SCL/ SPIS_CLK/ LED3/ MCU_I2C1_SCL/ MCU_FLASH1_CS_N/ UART0_DTR/ MCU_SPI M1_EN0_A/ MCU_LED3/ GPIO45	Digital	I/O	PU	VDDIO	Reserved (No Connection)
14	I2C0_SCL	L7	I2C0_SCL/ SPIS_MISO/ KEYPAD9/ FEM19/ MCU_I2C0_SCL/ UART0_DSR/ GPIO43	Digital	I/O	PU	VDDIO	Reserved (No Connection)
15	I2C0_SDA	J7	I2C0_SDA/ SPIS_MOSI/ CLKOUT/ KEYPAD7/ MCU_I2C0_SDA/ UART0_DCD/ MCU_CLKOUT/ GPIO42	Digital	I/O	PU	VDDIO	Reserved (No Connection)
16	VBAT_FEM			Power	I			Input from battery to FEM
17	VBAT_FEM			Power	I			Input from battery to FEM
18	VBAT_FEM			Power	I			Input from battery to FEM
19	GND							
20	UART2_RX	H14	UART2_RX/ SPIS_MOSI_A/ PWM2/ EJ1_TDI_B/ UART1_RX/ MCU_UART1_RX/ MCU_SPIM1_MISO_A/ MCU_SPIM0_MISO_A/ UART3_RX_B/ MCU_PWM2/ GPIO27	Digital	I/O	PU	VDDIO	<ul style="list-style-type: none"> <li>• Default is UART1 Receive Data</li> <li>• Dedicated for debug interface</li> </ul>
21	UART2_CTS	G15	UART2_CTS/ SPIS_MRDY_A/ EJ1_TRST_B/ UART1_CTS/ MCU_UART1_CTS/ MCU_SPIM1_CLK_A/ MCU_SPIM0_CLK_A/ UART3_CTS_B/ GPIO29	Digital	I/O	PD	VDDIO	<ul style="list-style-type: none"> <li>• Default is UART1 Clear to Send</li> <li>• Dedicated for debug interface</li> </ul>

1SC Pin No	Module Pin Name	ALT1250 IC Pin No	ALT1250 IC Symbol Pin Name	Type	Input/Output	Reset Value	IO Domain/Supply	Description
22	UART2_TX	G13	UART2_TX/ SPIS_MISO_A/ FE M22/ EJ1_TMS_B/ UART1_TX/ MCU_UART1_TX/ MCU_SPIM1_MOSI_A/ MCU_SPIM0_MOSI_A/ UART3_TX_B/ GPIO28	Digital	I/O	PU	VDDIO	<ul style="list-style-type: none"> <li>Default is UART1 Transmit Data</li> <li>Dedicated for debug interface</li> </ul>
23	GND							
24	RF_GNSS_COMM ON_ANT			RF	O			GNSS receiver output
25	RF_GNSS_ANT			RF	I			GNSS receiver input
26	GND							
27	RF_AUX_OUT1			RF				Reserved (No Connection)
28	GND							
29	RF_RXTX			RF				LTE RF in/out signal
30	GND							
31	PWM3	N13	PWM3/ I2C1_SDA/ SC_SWP/ F EM29/ MCU_CC_OUT3/ MCU_CC_IN3/ MCU_LED3/ MCU_PWM3/ GPIO53	Digital	I/O	PU	VDDIO	TX Indicator
32	PWM0	P10	PWM0/ CLKOUT/ MCU_CC_OUT0/ MCU_CC_IN0/ MCU_CLK_OUT/ FEM28/ MCU_PWM0/ GPIO50	Digital	I/O	PD	VDDIO	Device reset status (HI)
33	AUX_ADC4	H12	AUX_ADC4/ FEM7/ PCM_OUT/ MCU_LED0/ MCU_CC_OUT1/ GPIO5	Digital	I/O	PD	VDDIO	External DCDC control (DCDC_EN)
34	AUX_ADC3	J13	AUX_ADC3/ FEM6/ PCM_IN/ KEYPAD4/ MCU_SPIM1_CLK_B/ MCU_I2C1_SCL/ SWDAT/ MCU_CC_IN3/ GPIO4	Digital	I/O	PU	VDDIO	Reserved (No Connection)
35	AUX_ADC2	K14	AUX_ADC2/ FEM5/ PCM_FS/ KEYPAD7/ MCU_SPIM1_EN0_B/ MCU_I2C1_SDA/ SWCLK/ MCU_CC_IN2/ GPIO3	Digital	I/O	PU	VDDIO	Reserved (No Connection)

1SC Pin No	Module Pin Name	ALT12 50 IC Pin No	ALT1250 IC Symbol Pin Name	Type	Input/ Output	Reset Value	IO Domain/ Supply	Description
36	AUX_ADC0	L13	AUX_ADC0/ I2C1_SCL/ MCU_CC_IN0/ KEYPAD9/ MCU_LED 4/ PWM2/ MCU_PWM2/ GPIO1	Digital	I/O	PU	VDDIO	Reserved (No Connection)
37	AUX_ADC1	M14	AUX_ADC1/ FEM4/ PCM_CLK/ KEYPAD6/ CLKOUT/ MCU_LED 1/ MCU_CLKOUT/ MCU_CC_I N1/ GPIO2	Digital	I/O	PD	VDDIO	GNSS coexistence indicator
38	GND							
39	SF_SO/IO1	Y14	FLASH0_IO1/ GPIO71	Digital	I/O	PD	V_FLASH	Reserved (No Connection)
40	SF_SI/IO0	AA15	FLASH0_IO0/ GPIO70	Digital	I/O	PU	V_FLASH	Reserved (No Connection)
41	SF_nHOLD/IO3	Y12	FLASH0_IO3/ GPIO73	Digital	I/O	PU	V_FLASH	Reserved (No Connection)
42	SF_nWP/IO2	AA13	FLASH0_IO2/ GPIO72	Digital	I/O	PD	V_FLASH	Reserved (No Connection)
43	SPIM0_EN0	P12	SPIM0_EN0/ UART1_RTS/ MCU_PCM_OUT_A/ UART0_DSR/ MCU_SPIS_CLK_B/ SWDAT/ MCU_SPIM0_EN0_A/ GPIO35	Digital	I/O	PU	VDDIO	Port C: UART RTS
44	SPIM0_EN1	R13	SPIM0_EN1/ SPIS_SRDY_ABC/ KEYPAD4/ FEM18/ MCU_SPIS_SRDY_AB/ MCU_CC_IN2/ MCU_FLASH1_CS_N1/ MCU_CC_OUT2/ GPIO36	Digital	I/O	PU	VDDIO	External LNA GNSS
45	SPIM0_MISO	T12	SPIM0_MISO/ UART1_RX/ MCU_PCM_FS_A/ UART0_DTR/ MCU_SPIS_MOSI_B/ MCU_UART1_RX/ MCU_SPIM0_MISO _AB/ GPIO34	Digital	I/O	PU	VDDIO	Port C: UART RX
46	SPIM0_MOSI	U13	SPIM0_MOSI/ UART1_TX/ MCU_PCM_IN_A/ UART0_DCD/ MCU_SPIS_MISO_B/ SWCLK/ MCU_SPIM0_MOSI_AB /GPIO33	Digital	I/O	PU	VDDIO	Port C: UART TX
47	NC							Reserved (No Connection)



1SC Pin No	Module Pin Name	ALT12 50 IC Pin No	ALT1250 IC Symbol Pin Name	Type	Input/ Output	Reset Value	IO Domain/ Supply	Description
48	VFLASH	AA5	PMU_VO_FLASH	Power	O			Reserved (No Connection)
49	VDDIO	Y6	PMU_VO_IO	Power	O			IO reference
50	VDD_RET	V8	PMU_VO_RET	Power	O			Debug monitoring only
51	FLASH0_CS_N1	V14	FLASH0_CS_N1/ FEM24/ GPIO66	Digital	I/O	PU	V_FLASH	GNSS SFN indication
52	FLASH1_CS_N	M6	MCU_FLASH1_CS_N/ PWM0/ KEYPAD5/ LED0/ MCU_LED0/ FLASH1_CS_N1/ MCU_PWM0/ GPIO54	Digital	I/O	PU	VDDIO	Reserved (No Connection)
53	FLASH1_IO1	R7	MCU_FLASH1_IO1/ I2C0_SCL/ UART0_TX/ KEYPAD1/ MCU_I2C0_SCL/ MCU_CC_OUT1/ MCU_UART1_TX/ GPIO57	Digital	I/O	PU	VDDIO	Reserved (No Connection)
54	FLASH0_CS_N2	W11	FLASH0_CS_N2/ FEM27/ LED5/ MCU_LED5/ GPIO78	Digital	I/O	PU	V_FLASH	Reserved (No Connection)
55	FLASH1_SCK	U7	MCU_FLASH1_SCK/ PWM1/ KEYPAD8/ LED1/ MCU_LED1/ MCU_PWM1/ GPIO55	Digital	I/O	PD	VDDIO	Reserved (No Connection)
56	PMU_VBACKUP	W7	PMU_VBACKUP	Power	I			Input from backup battery or NC if not used
57	PMU_VRTC	W5	PMU_VRTC	Power	O			Use for PMU_SHUTDOWN and PMU_POWER_BUTTON pull source
58	VBAT	U3	PMU_VBAT_LDO	Power	I			Voltage from Battery
59		V2	PMU_VBAT_DCDC_V2	Power	I			
60		W1	PMU_VBAT_DCDC_W1	Power	I			
61	EJ_TDI	L5	EJ_TDI/ GPIO21	Digital	I/O	PD	VDDIO	Reserved (No Connection)
62	EJ_TMS	K4	EJ_TMS/ SWDAT/ GPIO19	Digital	I/O	PD	VDDIO	Reserved (No Connection)
63	PMU_AT_OUT	N3	PMU_AT_OUT	Analog	O		VRTC	Anti-tamper output; connect to PMU_AT_IN or NC if not used
64	PMU_SHUTDOWN	M2	PMU_SHUTDOWN	Analog	I	PU	VRTC	Shutdown active low
65	PMU_EXT_ALARM	L3	PMU_EXT_ALARM/ ALARM/ 3.2KHZ_CLK_OUT/ GPO0	Analog	O		VDDIO	Debug monitoring only
66	PMU_POWER_BUTTON	K2	PMU_POWER_BUTTON	Analog	I	PU	VRTC	Power button active low
67	PMU_ATB	J3	PMU_ATB	Test	I/O		VBAT	Reserved (No Connection)

1SC Pin No	Module Pin Name	ALT12 50 IC Pin No	ALT1250 IC Symbol Pin Name	Type	Input/ Output	Reset Value	IO Domain/ Supply	Description
68	SIMRST	M8	SC_RST/ GPIO13	Digital	I/O	PD	VDDIO	SIM Reset 1.8V
69	SIMCLK	L9	SC_CLK/ GPIO15	Digital	I/O	PD	VDDIO	SIM Clock 1.8V
70	SIM_DETECT	J11	SC_DET/ PWM0/ FEM12/ MCU_PWM0/ GPIO16	Digital	I/O	PD	VDDIO	SIM Detection 1.8V
71	SC_SWP	J9	SC_SWP/ CLKOUT/ FEM13/ P WM3/ MCU_PWM3/ EJ1_TDO_AB/ CLK32KHZ_EXT/ MCU_CLKOUT/ MCU_CC_OUT3/ GPIO17	Digital	I/O	PD	VDDIO	Host Wake-Up Active HI
72	UART0_RTS	K8	UART0_RTS/ SPIM0_EN0_A/ I2C0_SDA/ UART2_RTS/ MCU_UART0_RTS/ EJ1_TCK_A/ MCU_I2C0_SDA/ MCU_SPIM0_EN0_B/ UART3_RTS_A/ GPIO26	Digital	I/O	PU	VDDIO	<ul style="list-style-type: none"> <li>Default is UART0 Request to Send</li> <li>Data host interface; UART RTS (HI)</li> </ul>
73	UART0_TX	K10	UART0_TX/ SPIM0_MOSI_A/ FEM15/ UART2_TX/ MCU_UART0_TX/ EJ1_TMS_A/ UART3_TX_A/ GPIO24	Digital	I/O	PU	VDDIO	<ul style="list-style-type: none"> <li>Default is UART0 Transmit Data</li> <li>Data host interface; UART TX (HI)</li> </ul>
74	UART2_RTS	K6	UART2_RTS/ SPIS_CLK_A/ FEM23/ EJ1_TCK_B/ UART1_RTS/ MCU_UART1_RTS/ MCU_SPI M1_EN_A/ MCU_SPIM0_EN0_A/ UART3_RTS_B/ GPIO30	Digital	I/O	PU	VDDIO	<ul style="list-style-type: none"> <li>Default is UART1 Request to Send</li> <li>Dedicated for debug interface</li> </ul>
75	UART0_RX	G11	UART0_RX/ SPIM0_MISO_A/ FEM14/ UART2_RX/ MCU_UART0_RX/ EJ1_TDI_A/ UART3_RX_A/ GPIO23	Digital	I/O	PU	VDDIO	<ul style="list-style-type: none"> <li>Default is UART0 Receive Data</li> <li>Data host interface; UART RX (HI)</li> </ul>
76	UART0_CTS	G9	UART0_CTS/ SPIM0_CLK_A/ I2C0_SCL/ UART2_CTS/ MCU_UART0_CTS/ EJ1_TRST_A/ MCU_I2C0_SCL/ MCU_SPIM0_CLK_B/ UART3_CTS_A/ GPIO25	Digital	I/O	PU	VDDIO	<ul style="list-style-type: none"> <li>Default is UART0 Clear to Send</li> <li>Data host interface; UART CTS (HI)</li> </ul>
77	RFFE_SCLK	H6	RFFE_SCLK/ FEM10/ GPIO11	Digital	I/O	PD	VDDIO	MIPi RFFE Clock (antenna tuning)

1SC Pin No	Module Pin Name	ALT12 50 IC Pin No	ALT1250 IC Symbol Pin Name	Type	Input/ Output	Reset Value	IO Domain/ Supply	Description
78	RFFE_SDATA	H8	RFFE_SDATA/ FEM11/ GPIO12	Digital	I/O	PD	VDDIO	MIPI RFFE data (antenna tuning)
79	GND							Ground
80	GND							Ground
81	GND							Ground
82	PWM1	L11	PWM1/ I2C0_SDA/ MCU_SPI M1_MISO_AB/ KEYPAD5/ MCU_CC_OUT1/ MCU_CC_IN1/ MCU_PWM1/ GPIO51	Digital	I/O	PU	VDDIO	Reserved (No Connection)
83	PWM2	M12	PWM2/ I2C0_SCL/ MCU_SPIM1_MOSI_AB / FEM16/ MCU_CC_OUT2/ MCU_CC_IN2/ MCU_PWM2/ GPIO52	Digital	I/O	PU	VDDIO	Reserved (No Connection)
84	SPIM1_MISO	N9	MCU_SPIM1_MISO/ SPIS_MOSI_A/ KEYPAD6/ PWM1/ MCU_SPIS_MOSI_A/ SC_IO/ MCU_PCM_FS_B/ MCU_PWM1/ GPIO39	Digital	I/O	PD	VDDIO	SC2_IO
85	SPIM1_EN	P8	MCU_SPIM1_EN/ SPIS_CLK_A/ KEYPAD8/ PWM3/ MCU_SPIS_CLK_A/ SC_DET/ MCU_PCM_IN_B/ MCU_PWM3/ GPIO40	Digital	I/O	PU	VDDIO	SC2_DET
86	SPIM1_MOSI	T8	MCU_SPIM1_MOSI/ SPIS_MISO_A/ PWM2/ MCU_PWM2/ MCU_SPIS_MISO_A/ SC_CLK/ MCU_PCM_OUT_B/ GPIO38	Digital	I/O	PD	VDDIO	SC2_CLK
87	SPIM1_CLK	R9	MCU_SPIM1_CLK/ SPIS_MRDY_A/ PWM0/ MCU_CC_OUT0/ MCU_SPIS_MRDY_A/ SC_RST/ MCU_PCM_CLK_B/ GPIO41	Digital	I/O	PD	VDDIO	SC2_RST
88	SF_CLK	W15	FLASH0_SCK/ GPIO67	Digital	I/O	PD	V_FLASH	Reserved (No Connection)
89	GND							
90	USB_DN	J15	USB_DN/ GPI64_3V3	Digital	I		USB_V3P3	Reserved (No Connection)

1SC Pin No	Module Pin Name	ALT1250 IC Pin No	ALT1250 IC Symbol Pin Name	Type	Input/Output	Reset Value	IO Domain/Supply	Description
91	USB_DP	L15	USB_DP/ GPI63_3V3	Digital	I/O		USB_V3P3	Reserved (No Connection)
92	GND							
93	USB3V3	N15	USB_V3P3	Digital	I		VDDIO	Reserved (No Connection)
94	SPIM0_CLK	V12	SPIM0_CLK/ UART1_CTS/ MCU_PCM_CLK_A/ UART0_RI/ MCU_SPIS_MRDY_B/ MCU_UART1_TX/ MCU_SPIM0_CLK_A/ GPIO37	Digital	I/O	PU	VDDIO	Port C: UART CTS
95	PCM_FS	R11	PCM_FS/ UART1_RTS/ KEYPAD1/ FEM21/ MCU_FLASH1_IO1/ MCU_LED5/ MCU_UART1_RTS/ MCU_PCM_FS/ GPIO47	Digital	I/O	PU	VDDIO	Reserved (No Connection)
96	PCM_IN	N11	PCM_IN/ UART1_RX/ KEYPAD2/ LED4/ MCU_FLASH1_IO2/ MCU_LED4/ MCU_UART1_RX/ MCU_PCM_IN/ GPIO48	Digital	I/O	PU	VDDIO	Reserved (No Connection)
97	PCM_OUT	T10	PCM_OUT/ UART1_TX/ KEYPAD3/ PWM2/ MCU_FLASH1_IO3/ MCU_PWM2/ MCU_UART1_TX/ MCU_PCM_OUT/ GPIO49	Digital	I/O	PU	VDDIO	Reserved (No Connection)
98	PCM_CLK	V10	PCM_CLK/ UART1_CTS/ KEYPAD0/ FEM20/ MCU_FLASH1_IO0/ MCU_LED2/ MCU_UART1_CTS/ MCU_PCM_CLK/ GPIO46	Digital	I/O	PD	VDDIO	Reserved (No Connection)
99	GND							
100	CLKOUT	U9	CLKOUT/ 32KHZ_CLK_OUT/ PWM0/ FLASH1_CS_N1/ LED2/ MCU_CLKOUT/ MCU_CC_OUT1/ MCU_PWM0/ GPIO60	Digital	O	PD	VDDIO	Reserved (No Connection)
101	GND							
102	PMU_VCAP	V6	PMU_VCAP	Analog	O		VBAT	Connecting external capacitor as backup for VBAT or NC if not used

1SC Pin No	Module Pin Name	ALT12 50 IC Pin No	ALT1250 IC Symbol Pin Name	Type	Input/ Output	Reset Value	IO Domain/ Supply	Description
103	FLASH1_IO3	N7	MCU_FLASH1_IO3/ I2C1_SCL/ UART0_RTS/ KEYPAD3/ MCU_I2C1_SCL/ MCU_CC_OUT3/ MCU_UART1_RTS/ GPIO59	Digital	I/O	PU	VDDIO	Reserved (No Connection)
104	FLASH1_IO2	P6	MCU_FLASH1_IO2/ I2C1_SDA/ UART0_CTS/ KEYPAD2/ MCU_I2C1_SDA/ MCU_CC_OUT2/ MCU_UART1_CTS/ GPIO58	Digital	I/O	PD	VDDIO	Reserved (No Connection)
105	FLASH1_IO0	T6	MCU_FLASH1_IO0/ I2C0_SDA/ UART0_RX/ KEYPAD0/ MCU_I2C0_SDA/ MCU_CC_OUT0/ MCU_UART1_RX/ GPIO56	Digital	I/O	PU	VDDIO	Reserved (No Connection)
106	EJ_TCK	R5	EJ_TCK/ SWCLK/ GPIO18	Digital	I/O	PD	VDDIO	Reserved (No Connection)
107-115	GND_PAD							

**Table 4 Pin description**



If not used, all pins except the following should be left disconnected.

1SC Pin No	Module Pin Name	PD (KΩ)	PU (KΩ)	PU Source	Description
4	EJ_TRST	10			Reserved (No Connection)
5	PMU_AT_IN	Short to GND			Anti-tamper input; short to GND if not used
64	PMU_SHUTDOWN		560	VRTC	Shutdown active low; PU to PMU_VRTC
66	PMU_POWER_BUTTON		560	VRTC	Power button active low; PU to PMU_VRTC

**Table 5 I/Os with PU/PD**



The PMU\_VRTC pin must not be used by any external component other than pull-ups for the PMU\_SHUTDOWN and PMU\_POWER\_BUTTON pins. It is prohibited to use the PMU\_VRTC pin for any other purpose.



The UARTs Port A (20, 21, 22, 74) and Port C (43, 45, 46, 94) signals should be brought out for control and logging during certification/testing with PC tools.

1SC Pin No	Module Pin Name	Port	Signal
20	UART2_RX	A	UART RX
21	UART2_CTS	A	UART CTS
22	UART2_TX	A	UART TX
74	UART2_RTS	A	UART RTS
43	SPIM0_EN0	C	UART RTS
45	SPIM0_MISO	C	UART RX
46	SPIM0_MOSI	C	UART TX
94	SPIM0_CLK	C	UART CTS

**Table 6 Special UART signals for certification/testing**

### 2.11 Reference Circuit

A reference circuit for the Type1SC is provided in [1].

## 3 Power


Type1SC requires two power supplies, one for the LTE modem (VBAT) and the other for the RF FEM (VBAT\_FEM).



The power supply must be capable of peak current output of at least 400mA and 800mA, respectively, for VBAT and VBAT\_FEM.

### 3.1 Power Up Sequence

The power up sequence is shown below. Type1SC will power up automatically once VBAT is connected to the power supply.



**Figure 4 Power up sequence**

### 3.2 Power Down Sequence

The supply to VBAT and VBAT\_FEM should be turned off at the same time.


### 3.3 Power Supply Scenarios (by Battery Type)

A typical Type1SC based design uses a battery supply. The following are some possible battery supply scenarios:

- LiPo Battery (3.2 ~ 4.35 V)
- CR17450 Battery (2.2 ~ 3.0 V)
- AA Lithium Battery (1.0 ~ 1.5 V)

### 3.3.1 LiPo Battery (3.2 ~ 4.35 V)


The battery can supply the entire system (ALT1250 + FEM), without additional external power conditioning circuits.



### 3.3.2 CR17450 Battery (2.2 ~ 3.0 V)

The ALT1250 can be fully functional without additional external power conditioning circuits. However, the FEM requires a higher voltage supply, so an external boost circuit is required to supply VBAT\_FEM.


**i** Boost converter such as TPS61021A may be turned on/off by the DCDC enable signal, AUX\_ADC4 (pin 33, active high).



### 3.3.3 AA Lithium Battery (1.0 ~ 1.5 V)

For battery range of 1.0 - 1.5 V, both ALT1250 and FEM require an additional boost circuit.

**i** VBAT: ultra low I<sub>Q</sub> synchronous boost converter such as TPS61098x may be used  
 VBAT\_FEM: boost converter such as TPS61021A may be turned on/off by the DCDC enable signal, AUX\_ADC4 (pin 33, active high).



## 3.4 PMU

ALT1250 includes integrated PMU which supplies current for all ALT1250 blocks, IOs, Flash, TCXO and UICC.

Signal	Functionality	Input/Output	Polarity
PMU_SHUTDOWN	HW Reset	Input	Active Low
PMU_POWER_BUTTON	Reserved	Input	Active High
PMU_WAKEUP	Wakeup	Input	Active High

Table 7 PMU system signals

### 3.4.1 **PMU SHUTDOWN**

This pin has the highest priority compared to other chip functionalities, therefore asserting it will always force a hard reset

#### 3.4.1.1 **External circuitry on PMU SHUTDOWN**

There are three use cases for PMU\_SHUTDOWN pin connection:

1. Controlled by external host.
2. Controlled by mechanical switch.
3. Not used.

#### 3.4.1.2 **PMU SHUTDOWN connected to external host**

In this use case it is the responsibility of the host to drive this pin with proper voltage at all times (1.8V/0V).

In case of internal pull at the host IO, it is recommended to disable it when driving this pin to GND.

LTE CAT-M1/NB1 ALT1250 Based Chipset Power

Altair Semiconductor Proprietary and Confidential 45

#### 3.4.1.3 **PMU SHUTDOWN connected to mechanical switch**

In this case, when button is not pushed, the pin can be pulled up either by external 1.8V source or by PMU\_VRTC.

If current during the time when button is pushed is a concern then some pullup disconnection circuitry should be externally triggered when PMU\_SHUTDOWN pin is being directed to GND

#### 3.4.1.4 **PMU SHUTDOWN is not used**

In this case PMU\_SHUTDOWN pin should be tied directly to PMU\_VRTC



This pin requires an external PU resistor, please see Table 5 more information.

The host connected to this pin should always keep the state of this pin (high/low) at a known state (not floating) according to the required functionality.

### 3.4.2 **PMU POWER BUTTON**



This pin requires an external PU resistor, please see Table 5 more information.

The host connected to this pin should always keep the state of this pin (high/low) at a known state (not floating) according to the required functionality.

### 3.4.3 **PMU WAKEUP**

This pin wakes-up the system from low power state.

## 4 **SIM Interface**

Since all digital IOs in Type1SC are in 1.8V domain, the module will support 1.8V SIM cards (Class-C).



For 3.0V SIM card support, an external voltage translator will be required.

## 5 **Host Interface**

Type1SC uses the following signals for the host interface. The UART interface is necessary for communication between the host and Type1SC.



The device reset status signal can be used by the host to detect that the modem has completed a reset so that the host can properly reset its internal state.



1SC Pin No	Module Pin Name	Direction	Description	Note
6	PMU_WAKEUP	H→D	Device Wake-Up	Only needed if low power mode is required
32	PWM0	D→H	Device reset status	
64	PMU_SHUTDOWN	H→D	Modem reset (active low)	Optional
71	SC_SWP	D→H	Host Wake-Up	Only needed if low power mode is required
72	UART0_RTS	D→H	UART RTS	
73	UART0_TX	D→H	UART TX	
75	UART0_RX	H→D	UART RX	
76	UART0_CTS	H→D	UART CTS	

**Table 8 Host interface signals**

## 6 Antenna Requirements

The module has been FCC/IC/ETSI certified. However, since this is a module that does not have an RF connector, an FCC Class 2 Permissive Change will be required to add the antenna to the grant.

### 6.1 Main Antenna

The antenna connection and board layout design are the most important aspect in the full product design as they strongly affect the product overall performances, hence read carefully and follow the requirements and the guidelines for a proper design. The antenna and antenna transmission line on PCB for a Type 1SC device shall fulfill the following requirements:

#### **Item**

**Frequency range**

#### **Value**

Depending by frequency band(s) provided by the network operator, the customer shall use the most suitable antenna for that/those band(s)

#### **Bandwidth**

LTE Band	Tx Band (MHz)		Rx Band (MHz)	
	Min	Max	Min	Max
B1	1920	1980	2110	2170
B2	1850	1910	1930	1990
B3	1710	1785	1805	1880
B4	1710	1755	2110	2155
B5	824	849	869	894
B8	880	915	925	960
B12	699	716	729	746
B13	777	787	746	756
B14	788	798	758	768
B17	704	716	734	746
B18	815	830	860	875
B19	830	845	875	890
B20	832	862	791	821
B25	1850	1915	1930	1995
B26	814	849	859	894
B28	703	748	758	803

<b>Impedance</b>	50 ohm
<b>Input power</b>	> 23dBm Average power
<b>VSWR absolute max</b>	≤ 10:1 (limit to avoid permanent damage)
<b>VSWR recommended</b>	≤ 2:1 (limit to fulfill all regulatory requirements)

Maximum permitted antenna gain including cable loss should be determined from Tables 8.1 and 8.2. Failure to follow these guidelines will result in radiated RF levels that exceed FCC MPE limits.

### 6.2 MIPI RFFE for Antenna Tuning

MIPI RFFE, is a dedicated control interface for the RF front-end subsystem. This interface allows antenna designer to optimize antenna performance for different LTE bands. They can tune the antenna for different bands by using a compliant MIPI RFFE switch. Currently the module only supports the Sony Switch (CXA4472GC-E). The following signals are used for the MIPI interface.

RFFE\_SCLK, RFFE\_SDATA, RFFE\_VDDIO\_OUT

### 6.3 GPS Coexistence

Two pins are provided for GPS coexistence. AUX\_ADC1 is used for GNSS coexistence indicator and FLASH0\_CS\_N1 is used for GNSS SFN indication.


Other advanced GPS coexistence features will be available in a future firmware release.

## 7 APPLICATION PCB DESIGN

The Type 1SC modules have been designed to be compliant with a standard lead-free SMT process.

### 7.1 Solder Reflow

Recommended solder reflow profile:



<b>Profile Feature</b>	<b>Pb-Free Assembly</b>
<b>Average ramp-up rate (TL to TP)</b>	TBD
<b>Preheat</b>	TBD
<b>– Temperature Min (T<sub>min</sub>)</b>	TBD
<b>– Temperature Max (T<sub>max</sub>)</b>	TBD
<b>– Time (min to max) (ts)</b>	
<b>T<sub>max</sub> to TL</b>	TBD
<b>– Ramp-up Rate</b>	
<b>Time maintained above:</b>	TBD
<b>– Temperature (TL)</b>	TBD
<b>– Time (tL)</b>	
<b>Peak Temperature (Tp)</b>	TBD
<b>Time within 5°C of actual Peak</b>	TBD
<b>Temperature (tp)</b>	
<b>Ramp-down Rate</b>	TBD.
<b>Time 25°C to Peak</b>	TBD
<b>Temperature</b>	

### 7.1.1 Antenna Installation Guidelines

- Install the antenna in a place covered by the LTE signal.
- If the device antenna is located farther than 20cm from the human body and there are no co-located transmitter then the Murata FCC/IC approvals can be re-used by the end product.
- If the device antenna is located closer than 20cm from the human body or there are co-located transmitter then the additional FCC/IC testing may be required for the end product (Murata FCC/IC approvals cannot be reused).
- Antenna shall not be installed inside metal cases.
- Antenna shall be installed also according to antenna manufacturer instructions.

### 7.1.2 PCB Design Guidelines

When using the Type 1SC, since there's no antenna connector on the module, the antenna must be connected to the Type 1SC antenna pad by means of a transmission line implemented on the PCB.

In the case the antenna is not directly connected at the antenna pad of the Type 1SC, then a PCB line is needed in order to connect with it or with its connector.

This transmission line shall fulfil the following requirements:

<b>Item</b>	<b>Value</b>
<b>Characteristic Impedance</b>	50 ohm
<b>Max Attenuation</b>	0.3 dB
<b>Coupling</b>	Coupling with other signals shall be avoided
<b>Ground Plane</b>	Cold End (Ground Plane) of antenna shall be equipotential to the Type 1SC ground pins

The transmission line should be designed according to the following guidelines:

- Ensure that the antenna line impedance is 50 ohm;
- Keep the antenna line on the PCB as short as possible, since the antenna line loss shall be less than 0.3 dB;
- Antenna line must have uniform characteristics, constant cross section; avoid meanders and abrupt curves;
- Keep, if possible, one layer of the PCB used only for the Ground plane;
- Surround (on the sides, over and under) the antenna line on PCB with Ground, avoid having other signal tracks facing directly the antenna line track;

- The ground around the antenna line on PCB has to be strictly connected to the Ground Plane by placing vias every 2mm at least;
- Place EM noisy devices as far as possible from Type 1SC antenna line;
- Keep the antenna line far away from the Type 1SC power supply lines;
- If you have EM noisy devices around the PCB hosting the Type 1SC, such as fast switching ICs, take care of the shielding of the antenna line by burying it inside the layers of PCB and surround it with Ground planes, or shield it with a metal frame cover.
- If you don't have EM noisy devices around the PCB of Type 1SC, by using a micro strip on the superficial copper layer for the antenna line, the line attenuation will be lower than a buried one;

### 7.1.3 **Transmission line design**

The placement of components has been chosen properly, to keep the line length as short as possible, thus leading to lowest power losses possible.

## 8 FCC Notice

This device has Single Modular Approval. This device is approved for mobile and fixed use with respect to RF exposure compliance, and may only be marketed to OEM installers. The antenna(s) used for this transmitter, as described in this filing, must be installed to provide a separation distance of at least 20 cm from all persons. Installers and end-users must be provided with operating conditions for satisfying RF exposure compliance. Maximum permitted antenna gain including cable loss should be determined from tables 8.1 and 8.2. Failure to follow these guidelines will result in radiated RF levels that exceed FCC MPE limits

### 8.1 FCC Test Data

Operating Mode	Frequency (MHz)	Declared Max Cond. Power (Inc. Tolerance) (dBm)	Maximum Allowed Antenna Gain (dBi)	MPE Value (mW/cm <sup>2</sup> )	MPE Limit (mW/cm <sup>2</sup> )	Maximum Power ERP or EIRP (W)	ERP or EIRP Limit (W)
LTE Band 2	1850	23	10.00	0.40	1.00	1.9953	2.0000
LTE Band 4	1710	23	7.00	0.20	1.00	1.0000	1.0000
LTE Band 5	824	23	11.41	0.33	0.55	1.6831	7.0000
LTE Band 12	699	23	10.70	0.28	0.47	1.4278	3.0000
LTE Band 13	777	23	11.16	0.32	0.52	1.5871	3.0000
LTE Band 14	788	23	11.22	0.32	0.53	1.6096	3.0000
LTE Band 17	704	23	10.73	0.29	0.47	1.4380	3.0000
LTE Band 25	1850	23	10.00	0.40	1.00	1.9953	2.0000
LTE Band 26	814	23	11.36	0.33	0.54	1.6627	100.0000

Note: Bands 2, 4, and 25 powers are in terms of EIRP

### 8.2 ISED Test Data

Operating Mode	Frequency (MHz)	Declared Max Cond. Power (Inc. Tolerance) (dBm)	Antenna Gain (dBi)	MPE Value (W/m <sup>2</sup> )	MPE Limit (W/m <sup>2</sup> )	Maximum Power ERP or EIRP (W)	ERP or EIRP Limit (W)
LTE Band 2	1850	23	10.00	0.40	4.48	1.9953	2.0000
LTE Band 4	1710	23	7.00	0.20	4.24	1.0000	1.0000
LTE Band 5	824	23	18.12	1.57	2.58	5.7413	11.5000
LTE Band 12	699	23	13.90	0.59	2.30	2.9854	3.0000
LTE Band 13	777	23	13.90	0.59	2.47	2.9854	3.0000
LTE Band 14	788	23	13.90	0.59	2.50	2.9854	3.0000
LTE Band 17	704	23	13.90	0.59	2.31	2.9854	3.0000
LTE Band 25	1850	23	10.00	0.40	4.48	1.9953	2.0000
LTE Band 26	814	23	13.90	0.59	2.55	2.9854	3.0000

Note: Bands 2, 4, and 25 powers are in terms of EIRP