





EG8L;EG8L ST;G200A

01

STACK LAYERS


- =====
- L1: TOP
- L2: GND
- L3: IN1
- L4: VCC
- L5: IN2
- L6: IN3
- L7: GND1
- L8: BOT

Power - Source Control



PCI BUS Routing Table

1394	-- AD23, INTC#, REQ#2, GNT2#
LAN	-- AD24, INTD#, REQ#3, GNT3#
MINIPCI	-- AD22, INTC#, INTD#, REQ0#, GNT0#
PCMCIA	-- AD21, INTA#, INTB#, REQ1#, GNT1#



PROJECT:EG8L
Quanta Computer Inc.
DAEG8LMB8D8 Rev D

Size	Document Number	Rev
	BLOCK DIAGRAM	2A
Date:	星期一, 十二月 09, 2002	Sheet 1 of 36