








Locate power connector on rear panel as far from the diplexer as possible.



Straddle these resistors across the GND plane cutout between the RF and DIGITAL areas of the board.



Title		Power
Size	Document Number	Rev
C	BTM850W	3
Date:	Thursday, September 12, 2002	Sheet 2 of 8



POR U201
U201 PIN 1, 14, 27, 3, 9, 43, 49先個別
經過一個電容再接到 +3.3V_D10

POR U202
U202 PIN 1, 14, 27, 3, 9, 43, 49先個別
經過一個電容再接到 +3.3V_D10

**BCM3360A1
SDRAM/TEST BUSES
(2 OF 3)**


Place these resistors in
order, in a column on
the component side of
the board.


GPIO READBACK == '0' IF 1K
GPIO READBACK == '1' IF DNP

BOARD REVISION LEVEL
GPIO READBACK == '0' IF 1K
GPIO READBACK == '1' IF DNP

- 3360_GPIO8
 - [DNP, DNP, DNP] = Bcm93360e_v0.0
 - [DNP, DNP, 1K] = Bcm93360e_v0.0
 - [1K, DNP, DNP] = Bcm93360e_v1.0
 - [1K, 1K, 1K] = Bcm93360e11_v0.0
- 3360_GPIO9
 - [1K, DNP, DNP] = TBD
 - [1K, 1K, DNP] = TBD
 - [1K, 1K, 1K] = TBD
- 3360_GPIO10
 - [DNP] = HPNA INSTALLED
 - [1K] = HPNA DEPOPULATED

Rev	STM9301 CPU & MEMORY	Rev	1.0
ID	DocuRef: BCM3360	DocuRef Number	BCM3360
Date	Tuesday, September 17, 2008	Page	3 of 8










ETHERNET PORT 4
 ETHERNET PORT 3
 ETHERNET PORT 2
 ETHERNET PORT 1



HPNA JACK

USB JACK


Rev	BTM5001 Ethernet, USB, HPNA and RS232	1 of 8
D	Document Number	111-1
Doc	BCM3360	
Date	Thursday, September 17, 2009	Sheet 5 of 8



Rev	BTM5011 Phy & Upstream RF
D	Securement Number BCM3360
Date	Tuesday, September 17, 2008
Drawn	6 of 8



Title			BTM850W PCMCIA INTERFACE
Size	Document Number	Rev	
C	BCM93345	V0.0	
Date:	Thursday, September 12, 2002	Sheet	7 of 8



DS_IF_P <<
 DS_IF_A <<

US_OUTPUT >

TUNER_AGC >>
 IF_AGC >>
 RF_CLK >>
 RF_DATA >>

Add many thermal vias (12 mil diam.) under chip. No solder mask under chip on top and bottom

+3.3V_TUNER
 +3.3V_POWER PLANE

Add many thermal vias (12 mil diam.) under chip. No solder mask under chip on top and bottom

Put 0.01uF close to pin 40 AGC_in pin1

w=5 mils, s>=15 mils. Keep lines matched and short

Thin lines

Shield loop filter with ground ringlines

Place at 4 corners of BCM3415

Rev	<None>	Rev	<None>
ID	Document Number 87M5509	Rev	<None>
Date	Thursday, September 17, 2009	Sheet	8 of 8