

# ZigBee Module

## **Data sheet**

DFZM-E72xx

An IEEE 802.15.4 System—On-Chip ZigBee module



### **Contents**

1.	Features	4
2.	ZigBee Model No. Definition	6
3.	Architecture	7
	3-1.Block Diagram	7
	3-2.Block Diagram Description	8
	3-2-1.Overview	8
	3-2-2.CPU and Memory	8
	3-2-3.Clocks and Power Management	0
	3-2-4.Peripherals	2
4.	Pin-out and Signal Description	5
	4-1.Device Pin-out Diagram (Module top view)	5
	4-2.Module Pins Description	6
5.	Electrical Characteristics	3
	5-1.Absolute Maximum Rating	3
	5-2.Recommended Operating Conditions	3
	5-3.Power Consumption	3
	5-4.Digital I/O and nRESET Pin Specifications2	5
	5-5.Wake-up and Timing	6
	5-6.Radio Parameters	7
	5-7.ADC Parameters	8
6.	Package and Layout Guidelines	9
	6-1.Recommended PCB Footprint and Dimensions	9
	6-2.Layout Guidelines	1
	6-2-1.Surface Mount Assembly	2
	6-3.Recommended Stencil Aperture	4
7.	Ordering Information	5
8.	Package	5
	8-1.Information of carrier tape direction&packaging dimension	5
	8-2.Reel dimension	7
	8-3.Total Package 3	8





#### **Revision History**

Version	Date	Reason of change	Maker
0.1	2013/9/5	Initial release	Fred
0.2	2013/9/16	Change the DFZM-E722x module size, and modify all mechine drawing     Add package information	Fred
0.3	2014/2/15	<ol> <li>Add RF exposure warning statement including FCC statement.</li> <li>Modify <u>5.6 Radio Parameter</u> for DFZM-E721x.</li> </ol>	Monch



## DFZM-E72xx IEEE802.15.4 System-On-Chip ZigBee Module

THIS DOCUMENT describes the DFZM-E72xx ZigBee module hardware specification. The EM357 based modules provide cost effective, low power, and flexible platform to add ZigBee connectivity for embedded devices for a variety of applications, such as wireless sensors and energy monitoring. It combines 32-bit ARM Cortex-M3 processor, in-system programable flash memory, 12-KB RAM, 192KB flash memory and off module certified antenna options, and various RF front end options for end customer range needs in order to provide a ZigBee and regulatory certified. The module has various operating modes, making it highly suit for system where ultralow power consumption is required. Short transition times between operating modes further ensure low energy consumption.

#### 1. Features

- ► Family of modules with different antenna and output power options:
  - DFZM-E72xx 27 mm by 16 mm by 3.3 mm (Length \* Width \* Height) 28-pin Dual Flat pack PCB Surface Mount Package.
  - DFZM-E7220, DFZM-E7221, DFZM-E7210, and DFZM-E7211 are all pin to pin compatible (see section 7 Ordering Information), and the user has to account only for power consumption for various end applications.
  - Simple API for embedded markets covering large areas of applications.
- ► Compliant with IEEE 802.15.4 and regulatory domains:
  - RoHS compliant.
- ► Microcontroller:
  - Industry-leading ARM Cortex-M3 processor.
  - 192KB Flash with optional read protection.
  - 12KB RAM memory.
  - Flexible nested vectored interrupt controller.

Data Sheet 4 of 40 Sep 16, 2013




#### ► Interfaces:

- Internal antenna or external antenna options.
- Flexible ADC, UART/SPI/TWI serial communications, and general purpose timers.
- Up to 22 configurable general purpose I/Os.
- Single voltage operation: 2.1~3.6V
- ► Embedded RTC (Real Time Clock) can run directly from battery.



## 2. ZigBee Model No. Definition

#### $\underline{D} \ \underline{F} \ \underline{Z} \ \underline{M} \ - \ \underline{E} \ \underline{7} \ \underline{2} \ \underline{2} \ \underline{0} \ - \ \underline{DT} \ \underline{0} \ \underline{R}$





#### 3. Architecture

#### 3-1.Block Diagram




Figure 3-1: DFZM-E722x Block Diagram




Figure 3-2: DFZM-E721x Block Diagram



#### 3-2.Block Diagram Description

#### 3-2-1. Overview

DFZM-E72xx module is a highly integrated ZigBee system-on-chip (SOC) that contains the following:

- The module includes Silicon Labs EM357 SoC, which contains CPU- and memory-related, peripherals-related, clocks and power management-related in a single package.
- The module features an IEEE802.15.4-compliant radio transceiver with onboard 24 MHz crystal circuitries, RF, and certified antenna or external antenna options.
  - The low power module option has a capability of +8dBm output power at the antenna (see Figure 3-1).
  - o The high power module option has a capability of +18.5dBm output power at the antenna (see Figure 3-2).
- Variety of interfaces are available such as UART, SPI, TIMER, ADC, Operational amperifier and GPIO.
- •DFZM-E72xx contains single power supply (VCC).

#### 3-2-2.CPU and Memory

The EM357 integrates the ARM® Cortex-M3 microprocessor. The ARM® Cortex-M3 is an advanced 32-bit modified Harvard architecture processor that has separate internal program and data buses, but presents a unified program and data address space to software. The word width is 32 bits for both the program and data sides. The ARM® Cortex-M3 allows unaligned word and half-word data accesses to support efficiently-packed data structures.

The ARM® Cortex-M3 clock speed is configurable to 6, 12, or 24 MHz. For normal operation 24 MHz is preferred over 12 MHz due to improved performance for all applications and improved duty cycling for applications using sleep modes. The 6 MHz operation can only be used when radio operations are not required since the radio requires an accurate 12 MHz clock.

The ARM® Cortex-M3 in the EM357 has also been enhanced to support two separate memory protection levels. Basic protection is available without using the MPU, but normal operation uses the MPU. The MPU allows for protecting unimplemented areas of the memory map to prevent common software bugs from interfering with software operation. The architecture could also allow for separation of the networking stack from the application code using a fine granularity RAM protection module. Errant writes are captured and details are reported to the

Data Sheet Sheet 8 of 40 Sep 16, 2013



OXEOGREFEE

#### **DFZM-E72xx**

developer to assist in tracking down and fixing issues. Figure 3.3 shows the EM357 ARM® Cortex-M3 memory map.




Figure 3-3: DFZM-E72xx memory map

**Data Sheet** Sheet 9 of 40 Sep 16, 2013



#### 3-2-3. Clocks and Power Management

The DFZM-E72xx integrates four oscillators:

- 12 MHz RC oscillator
- 24 MHz crystal oscillator
- 10 kHz RC oscillator

Figure 3-4 shows a block diagram of the clocks in the DFZM-E72xx. This simplified view shows all the clock sources and the general areas of the chip to which they are routed




Figure 3-4: DFZM-E72xx block diagram of the clocks

Data Sheet Sheet 10 of 40 Sep 16, 2013



The DFZM-E72xx's power management system is designed to achieve the lowest deep sleep current consumption possible while still providing flexible wakeup sources, timer activity, and debugger operation. The DFZM-E72xx has four main sleep modes:

- Idle Sleep: Puts the CPU into an idle state where execution is suspended until any interrupt occurs. All power domains remain fully powered and nothing is reset.
- Deep Sleep 1: The primary deep sleep state. In this state, the core power domain is fully powered down and the sleep timer is active.
- Deep Sleep 2: The same as Deep Sleep 1 except that the sleep timer is inactive to save power. In this mode the sleep timer cannot wake up the DFZM-E72xx.
- Deep Sleep 0 (also known as Emulated Deep Sleep): The chip emulates a true deep sleep without powering down the core domain. Instead, the core domain remains powered and all peripherals except the system debug components (ITM, DWT, FPB, NVIC) are held in reset. The purpose of this sleep state is to allow DFZM-E72xx software to perform a deep sleep cycle while maintaining debug configuration such as breakpoints.

The power management state diagram in Figure 3-5 shows the basic operation of the power management controller.




Figure 3-5: DFZM-E72xx power management state diagram

Data Sheet Sheet 11 of 40 Sep 16, 2013



#### 3-2-4. Peripherals

The DFZM-E72xx has 22 multipurpose GPIO pins, which may be individually configured as:

- General purpose output
- General purpose open-drain output
- Alternate output controlled by a peripheral device
- Alternate open-drain output controlled by a peripheral device
- Analog
- General purpose input
- General purpose input with pull-up or pull-down resistor

The GPIO signal assignments are shown in Table 3-1.

GPIO	Analog	Alternate Output	Input	Output Current Drive	
PA0		TIM2C1 <sup>1</sup> , SC2MOSI	TIM2C1 <sup>1</sup> , SC2MOSI	Standard	
PA1		TIM2C3 <sup>1</sup> , SC2MISO, SC2SDA	TIM2C3 <sup>1</sup> , SC2MISO, SC2SDA	Standard	
PA2		TIM2C4 <sup>1</sup> , SC2SCLK, SC2SCL	TIM2C4 <sup>1</sup> , SC2SCLK	Standard	
PA3		TIM2C2 <sup>1</sup> , TRACECLK	TIM2C2 <sup>1</sup> , SC2nSSEL	Standard	
PA4	ADC4	PTI_EN, TRACEDATA2		Standard	
PA5	ADC5	PTI_DATA, TRACEDATA3	nBOOTMODE <sup>2</sup>	Standard	
PA6		TIM1C3	TIM1C3	High	
PA7		TIM1C4, REG_EN <sup>3</sup>	TIM1C4	High	
PB0	VREF	TRACECLK	TIM1CLK, TIM2MSK, IRQA	Standard	
PB1		TIM2C1 <sup>4</sup> , SC1TXD, SC1MOSI,	TIM2C1 <sup>4</sup> , SC1SDA	Standard	
PDI		SC1MISO, SC1SDA	TIMZCI, SCISDA		
PB2		TIM2C2 <sup>4</sup> , SC1SCLK	TIM2C2 <sup>4</sup> , SC1MISO, SC1MOSI,	Standard	
FD2		TIMZCZ, SCISCLK	SC1SCL, SC1RXD	Standard	
PB3		TIM2C3 <sup>4</sup> , SC1SCLK	TIM2C3 <sup>4</sup> , SC1SCLK, SC1nCTS	Standard	
PB4		TIM2C4 <sup>4</sup> , SC1nRTS	TIM2C4 <sup>4</sup> , SC1nSSEL	Standard	
PB5	ADC0		TIM2CLK, TIM1MSK	Standard	
PB6	ADC1	TIM1C1	TIM1C1, IRQB	High	
PB7	ADC2	TIM1C2	TIM1C2	High	
PC0		TRACEDATA1	JRST <sup>5</sup>	High	



PC1	ADC3	TRACEDATA0, SWO		Standard
PC2		JTDO <sup>6</sup> , SWO		Standard
PC3			JTDI <sup>5</sup>	Standard
PC4		SWDIO <sup>7</sup>	SWDIO <sup>7</sup> , JTMS <sup>7</sup>	Standard
PC5		TX_ACTIVE		Standard

#### **Notes:**

- 1.Default signal assignment (not remapped).
- 2. Overrides during reset as an input with pull up.
- 3. Overrides after reset as an open-drain output.
- 4. Alternate signal assignment (remapped).
- 5. Overrides in JTAG mode as a input with pull up.
- **6.** Overrides in JTAG mode as a push-pull output.
- 7. Overrides in Serial Wire mode as either a push-pull output, or a floating input, controlled by the debugger.

Table 3-1: DFZM-E72xx GPIO signal assignments

The DFZM-E72xx has two serial controllers, SC1 and SC2, which provide several options for full-duplex synchronous and asynchronous serial communications.

- SPI (Serial Peripheral Interface), master or slave
- TWI (Two Wire serial Interface), master only
- UART (Universal Asynchronous Receiver/Transmitter), SC1 only
- Receive and transmit FIFOs and DMA channels, SPI and UART modes

Before using a serial controller, configure and initialize it as follows:

- 1. Set up the parameters specific to the operating mode (master/slave for SPI, baud rate for UART, etc.).
- 2. Configure the GPIO pins used by the serial controller as shown in Tables 3-2 and 3-3.
- 3. If using DMA, set up the DMA and buffers.
- 4. If using interrupts, select edge- or level-triggered interrupts with the SCx\_INTMODE register, enable the desired second-level interrupt sources in the INT\_SCxCFG register, and finally enable the top-level SCx interrupt in the NVIC.
- 5. Write the serial interface operating mode (SPI, TWI, or UART) to the SCx\_MODE register

Data Sheet Sheet 13 of 40 Sep 16, 2013



	PB1	PB2	PB3	PB4	
SPI-Master	SC1MOSI Alternate	SC1MISO Input	SC1SCLK Alternate	(not used)	
SP1-Master	Output (push-pull)	SCIMISO Input	Output (push-pull)	(not used)	
SPI-Slave	SC1MISO Alternate	SC1MOSI Input	SC1SCLK Input	act aget t	
Sr 1-Slave	Output (push-pull)	SCIMOSI Iliput	SCISCLK Input	SC1nSSEL Input	
TWI-Master	SC1SDA Alternate	SC1SCL Alternate	(not used)	(not used)	
1 w1-waster	Output (open-drain)	Output (open-drain)	(not used)	(not used)	
UART	TXD Alternate Output	DVD Input	nCTS Input <sup>1</sup>	nRTS Alternate Output	
UAKI	(push-pull)	RXD Input	nC1S Input	(push-pull)*	
*Note: used if RTS/CTS hardware flow control is enabled.					

Table 3-2: DFZM-E72xx SC1 GPIO Usage and Configuration

	PAO	PA1	PA2	PA3	
CDI Magtan	SC2MOSI Alternate	SCOMISO Innut	SC2SCLK Alternate	(not yead)	
SPI-Master	Output (push-pull)	SC2MISO Input	Output (push-pull)	(not used)	
SPI-Slave	SC2MOSI Innut	SC2MISO Alternate	GCOGCLIV I	SC2nSSEL Input	
SF1-Slave	SC2MOSI Input	Output (push-pull)	SC2SCLK Input		
TINI NA 4	(not yead)	SC2SDA Alternate	SC2SCL Alternate	(not yead)	
TWI-Master	(not used)	Output (open-drain)	Output (open-drain)	(not used)	

Table 3-3: DFZM-E72xx SC2 GPIO Usage and Configuration



## 4. Pin-out and Signal Description

#### 4-1. Device Pin-out Diagram (Module top view)




Figure 4-1: DFZM-E72xx Device Pin-out Diagram (Module top view)

Data Sheet Sheet 15 of 40 Sep 16, 2013



## **4-2.Module Pins Description**

Pins	Name	Pin Type	Description		
1	GND	Ground	Ground		
2	PC5	I/O	Digital I/O(Not available for DFZM-E721X-DT0R)		
3	nRESET	I	Active low chip reset(internal pull-up)		
	PA7	I/O	Digital I/O, High current, Disable REG_EN with GPIO_DBGCFG[4]		
			Timer 1 Channel 4 output, Enable timer output with TIM1_CCER		
1	TIM1C4	О	Select alternate output function with GPIO_PACFGH[15:12]		
4			Disable REG_EN with GPIO_DBGCFG[4]		
	TIM1C4	Ι	Timer 1 Channel 4 input, Cannot be remapped		
	REG_EN	О	External regulator open drain output, Enabled after reset		
	PB3	I/O	Digital I/O		
			Timer 2 channel 3 output, Enable remap with TIM2_OR[6]		
	TIM2C3	O	Enable timer output in TIM2_CCER		
			Select alternate output function with GPIO_PBCFGL[15:12]		
	TIM2C3	I	Timer 2 channel 3 input, Enable remap with TIM2_OR[6]		
	SC1nCTS	I	UART CTS handshake of Serial Controller 1		
5			Enable with SC1_UARTCFG[5], Select UART with SC1_MODE		
			SPI master clock of Serial Controller 1		
	SC1SCLK	0	Either disable timer output in TIM2_CCER, or disable remap with TIM2_OR[6]		
	SCISCLK		Enable master with SC1_SPICFG[4], Select SPI with SC1_MODE		
			Select alternate output function with GPIO_PBCFGL[15:12]		
	SC1SCLK	I	SPI slave clock of Serial Controller 1		
	BCIBCLK	1	Enable slave with SC1_SPICFG[4], Select SPI with SC1_MODE		
	PB4	I/O	Digital I/O		
			Timer 2 channel 4 output, Enable remap with TIM2_OR[7]		
6	TIM2C4	O	Enable timer output in TIM2_CCER		
			Select alternate output function with GPIO_PBCFGH[3:0]		
	TIM2C4	Ι	Timer 2 channel 4 input, Enable remap with TIM2_OR[7]		
	SC1nRTS	О	UART RTS handshake of Serial Controller 1		

Data Sheet Sheet 16 of 40 Sep 16, 2013



	1		
			Either disable timer output in TIM2_CCER,or disable remap with TIM2_OR[7]
			Enable with SC1_UARTCFG[5], Select UART with SC1_MODE
			Select alternate output function with GPIO_PBCFGH[3:0]
	0.01 0.051	, r	SPI slave select of Serial Controller 1
	SC1nSSEL	I	Enable slave with SC1_SPICFG[4], Select SPI with SC1_MODE
	PA0	I/O	Digital I/O
			Timer 2 channel 1 output, Disable remap with TIM2_OR[4]
	TIM2C1	О	Enable timer output in TIM2_CCER
			Select alternate output function with GPIO_PACFGL[3:0]
	TIM2C1	I	Timer 2 channel 1 input, Disable remap with TIM2_OR[4]
7			SPI master data out of Serial Controller 2
	gcoMogi		Either disable timer output in TIM2_CCER, or enable remap with TIM2_OR[4]
	SC2MOSI	О	Enable master with SC2_SPICFG[4], Select SPI with SC2_MODE
			Select alternate output function with GPIO_PACFGL[3:0]
	SC2MOSI	I	SPI slave data in of Serial Controller 2
			Enable slave with SC2_SPICFG[4], Select SPI with SC2_MODE
	PA1	I/O	Digital I/O
			Timer 2 channel 3 output, Disable remap with TIM2_OR[6]
	TIM2C3	О	Enable timer output in TIM2_CCER
			Select alternate output function with GPIO_PACFGL[7:4]
	TIM2C3	I	Timer 2 channel 3 input, Disable remap with TIM2_OR[6]
			TWI data of Serial Controller 2, Either disable timer output in TIM2_CCER,
8	SC2SDA	I/O	or enable remap with TIM2_OR[6], Select TWI with SC2_MODE
			Select alternate open-drain output function with GPIO_PACFGL[7:4]
			SPI slave data out of Serial Controller 2, Either disable timer output in TIM2_CCER,
	SC2MISO	О	or enable remap with TIM2_OR[6], Enable slave with SC2_SPICFG[4],
			Select SPI with SC2_MODE, Select alternate output function with GPIO_PACFGL[7:4]
	SC2MISO	т	SPI master data in of Serial Controller 2
		I	Enable slave with SC2_SPICFG[4], Select SPI with SC2_MODE
	PA2	I/O	Digital I/O
9	TIM2C4	О	Timer 2 channel 4 output
L	1		

Data Sheet Sheet 17 of 40 Sep 16, 2013



			Disable remap with TIM2_OR[7], Enable timer output in TIM2_CCER
			Select alternate output function with GPIO_PACFGL[11:8]
	TIM2C4	I	Timer 2 channel 4 input, Disable remap with TIM2_OR[7]
			TWI clock of Serial Controller 2, Either disable timer output in TIM2_CCER,
	SC2SCL	I/O	or enable remap with TIM2_OR[7], Select TWI with SC2_MODE
			Select alternate open-drain output function with GPIO_PACFGL[11:8]
			SPI master clock of Serial Controller 2
	CCOCCL IX	0	Either disable timer output in TIM2_CCER, or enable remap with TIM2_OR[7]
	SC2SCLK	0	Enable master with SC2_SPICFG[4], Select SPI with SC2_MODE
			Select alternate output function with GPIO_PACFGL[11:8]
	CCOCCL IX	т	SPI slave clock of Serial Controller 2
	SC2SCLK	I	Enable slave with SC2_SPICFG[4], Select SPI with SC2_MODE
	PA3	I/O	Digital I/O
	SC2nSSEL	I	SPI slave select of Serial Controller 2
			Enable slave with SC2_SPICFG[4], Select SPI with SC2_MODE
		О	Synchronous CPU trace clock, Either disable timer output in TIM2_CCER,
10	TRACECLK		or enable remap with TIM2_OR[5], Enable trace interface in ARM core
10			Select alternate output function with GPIO_PACFGL[15:12]
		0	Timer 2 channel 2 output
	TIM2C2		Disable remap with TIM2_OR[5], Enable timer output in TIM2_CCER
			Select alternate output function with GPIO_PACFGL[15:12]
	TIM2C2	I	Timer 2 channel 2 input, Disable remap with TIM2_OR[5]
	PA4	I/O	Digital I/O
	ADC4	Analog	ADC Input 4, Select analog function with GPIO_PACFGH[3:0]
			Frame signal of Packet Trace Interface (PTI)
	PTI_EN	О	Disable trace interface in ARM core, Enable PTI in Ember software
11			Select alternate output function with GPIO_PACFGH[3:0]
			Synchronous CPU trace data bit 2
	TRACEDATA2	0	Select 4-wire synchronous trace interface in ARM core
		2 O	Enable trace interface in ARM core
			Select alternate output function with GPIO_PACFGH[3:0]

Data Sheet Sheet 18 of 40 Sep 16, 2013



	PA5	I/O	Digital I/O
	ADC5	Analog	ADC Input 5, Select analog function with GPIO_PACFGH[7:4]
			Data signal of Packet Trace Interface (PTI)
	PTI_DATA	О	Disable trace interface in ARM core, Enable PTI in Ember software
			Select alternate output function with GPIO_PACFGH[7:4]
12	nBOOTMODE	Ι	Activate FIB monitor instead of main program or bootloader when coming out of reset.
	IIBOOTMODE	1	Signal is active during and immediately after a reset on nRESET.
			Synchronous CPU trace data bit 3
	TRACEDATA3	0	Select 4-wire synchronous trace interface in ARM core
	TRACEDATAS	0	Enable trace interface in ARM core
			Select alternate output function with GPIO_PACFGH[7:4]
	PA6	I/O	Digital I/O, High current
12	TIM1C3	0	Timer 1 channel 3 output, Enable timer output in TIM1_CCER
13		О	Select alternate output function with GPIO_PACFGH[11:8]
	TIM1C3	I	Timer 1 channel 3 input, Cannot be remapped
14	GND	Ground	Ground
15	VCC	Power	Power Supply Input
	PB1	I/O	Digital I/O
	SC1MISO		SPI slave data out of Serial Controller 1
		0	Either disable timer output in TIM2_CCER, or disable remap with TIM2_OR[4]
		U	Select SPI with SC1_MODE, Select slave with SC1_SPICR
			Select alternate output function with GPIO_PBCFGL[7:4]
			SPI master data out of Serial Controller 1
16	SC1MOSI	0	Either disable timer output in TIM2_CCER, or disable remap with TIM2_OR[4]
10	SCIWOSI	U	Select SPI with SC1_MODE, Select master with SC1_SPICR
			Select alternate output function with GPIO_PBCFGL[7:4]
			TWI data of Serial Controller 1, Either disable timer output in TIM2_CCER,
	SC1SDA	I/O	or disable remap with TIM2_OR[4], Select TWI with SC1_MODE
			Select alternate open-drain output function with GPIO_PBCFGL[7:4]
	SC1TXD	0	UART transmit data of Serial Controller 1
	SCITAD	KD O	Either disable timer output in TIM2_CCER, or disable remap with TIM2_OR[4]

Data Sheet Sheet 19 of 40 Sep 16, 2013



			Select UART with SC1_MODE
			Select alternate output function with GPIO_PBCFGL[7:4]
			Timer 2 channel 1 output
	TIM2C1	О	Enable remap with TIM2_OR[4], Enable timer output in TIM2_CCER
			Select alternate output function with GPIO_PACFGL[7:4]
	TIM2C1	I	Timer 2 channel 1 input, Disable remap with TIM2_OR[4]
	PB2	I/O	Digital I/O
	CC1 MCO	<b>T</b>	SPI master data in of Serial Controller 1
	SC1MISO	I	Select SPI with SC1_MODE, Select master with SC1_SPICR
	CCIMOSI	т	SPI slave data in of Serial Controller 1
	SC1MOSI	I	Select SPI with SC1_MODE, Select slave with SC1_SPICR
			TWI clock of Serial Controller 1, Either disable timer output in TIM2_CCER,
17	SC1SCL	I/O	or disable remap with TIM2_OR[5], Select TWI with SC1_MODE
			Select alternate open-drain output function with GPIO_PBCFGL[11:8]
	SC1RXD	I	UART receive data of Serial Controller 1, Select UART with SC1_MODE
			Timer 2 channel 2 output
	TIM2C2	О	Enable remap with TIM2_OR[5], Enable timer output in TIM2_CCER
			Select alternate output function with GPIO_PBCFGL[11:8]
	TIM2C2	I	Timer 2 channel 2 input, Enable remap with TIM2_OR[5]
	SWCLK	LK I/O	Serial Wire clock input/output with debugger
			Selected when in Serial Wire mode (see JTMS description, Pin 21)
18			JTAG clock input from debugger
	JTCK	I	Selected when in JTAG mode (default mode, see JTMS description, Pin 21)
			Internal pull-down is enabled
	PC2	I/O	Digital I/O, Enable with GPIO_DBGCFG[5]
	JTDO	О	JTAG data out to debugger
	3100	O	Selected when in JTAG mode (default mode, see JTMS description, Pin 21)
19			Serial Wire Output asynchronous trace output to debugger
	SWO	0	Select asynchronous trace interface in ARM core, Enable trace interface in ARM core
	SWO		Select alternate output function with GPIO_PCCFGL[11:8]
			Enable Serial Wire mode (see JTMS description, Pin 21), Internal pull-up is enabled

Data Sheet Sheet 20 of 40 Sep 16, 2013



			Digital I/O, Either Enable with GPIO_DBGCFG[5]
	PC3	I/O	or enable Serial Wire mode (see JTMS description)
20			JTAG data in from debugger
	JTDI	I	Selected when in JTAG mode (default mode, see JTMS description, Pin 21)
		_	Internal pull-up is enabled
	PC4	I/O	Digital I/O, Enable with GPIO_DBGCFG[5]
			JTAG mode select from debugger, Selected when in JTAG mode (default mode)
			JTAG mode is enabled after power-up or by forcing nRESET low
	JTMS	I	Select Serial Wire mode using the ARM-defined protocol through a debugger
21			Internal pull-up is enabled
			Serial Wire bidirectional data to/from debugger
			Enable Serial Wire mode (see JTMS description)
	SWDIO	I/O	Select Serial Wire mode using the ARM-defined protocol through a debugger
			Internal pull-up is enabled
	PB0	I/O	Digital I/O(Not available for DFZM-E721X-DT0R)
	VREF	Analog O	ADC reference output, Enable analog function with GPIO_PBCFGL[3:0]
	VREF	Analog I	ADC reference input, Enable analog function with GPIO_PBCFGL[3:0]
			Enable reference output with an Ember system function
22	IRQA	I	External interrupt source A
			Synchronous CPU trace clock, Enable trace interface in ARM core
	TRACECLK	О	Select alternate output function with GPIO_PBCFGL[3:0]
	TIM1CLK	I	Timer 1 external clock input
	TIM2MSK	I	Timer 2 external clock mask input
	PC1	I/O	Digital I/O
	ADC3	Analog	ADC Input 3, Enable analog function with GPIO_PCCFGL[7:4]
			Serial Wire Output asynchronous trace output to debugger
23	SWO	О	Select asynchronous trace interface in ARM core, Enable trace interface in ARM core
			Select alternate output function with GPIO_PCCFGL[7:4]
			Synchronous CPU trace data bit 0
23	TRACEDATA0	О	Select 1-, 2- or 4-wire synchronous trace interface in ARM core
			Enable trace interface in ARM core
			Select alternate output function with GPIO_PCCFGL[7:4]  Synchronous CPU trace data bit 0  Select 1-, 2- or 4-wire synchronous trace interface in ARM core

Data Sheet Sheet 21 of 40 Sep 16, 2013



			Select alternate output function with GPIO_PCCFGL[7:4]
	DC0	1/0	Digital I/O, High current, Either enable with GPIO_DBGCFG[5]
	PC0	I/O	or enable Serial Wire mode (see JTMS description, Pin 21) and disable TRACEDATA1
			JTAG reset input from debugger
	JRST	I	Selected when in JTAG mode (default mode, see JTMS description) and
24			TRACEDATA1 is disabled, Internal pull-up is enabled
24	IRQD	I	Default external interrupt source D
			Synchronous CPU trace data bit 1
	TRACEDATA1	О	Select 2- or 4-wire synchronous trace interface in ARM core
	TRACEDATAT	U	Enable trace interface in ARM core,
			Select alternate output function with GPIO_PCCFGL[3:0]
	PB7	I/O	Digital I/O, High current
	ADC2	Analog	ADC Input 2, Enable analog function with GPIO_PBCFGH[15:12]
25	IRQC	I	Default external interrupt source C
23	TIM1C2	O	Timer 1 channel 2 output, Enable timer output in TIM1_CCER
	THWIC2	0	Select alternate output function with GPIO_PBCFGH[15:12]
	TIM1C2	I	Timer 1 channel 2 input, Cannot be remapped
	PB6	I/O	Digital I/O, High current
	ADC1	Analog	ADC Input 1, Enable analog function with GPIO_PBCFGH[11:8]
26	IRQB	I	External interrupt source B
20	TIM1C1	0	Timer 1 channel 1 output, Enable timer output in TIM1_CCER
	ПМТСТ	O	Select alternate output function with GPIO_PBCFGH[11:8]
	TIM1C1	I	Timer 1 channel 1 input, Cannot be remapped
	PB5	I/O	Digital I/O(Not available for DFZM-E721X-DT0R)
27	ADC0	Analog	ADC Input 0, Enable analog function with GPIO_PBCFGH[7:4]
21	TIM2CLK	I	Timer 2 external clock input
	TIM1MSK	I	Timer 1 external clock mask input
28	GND	Ground	Ground

Data Sheet Sheet 22 of 40 Sep 16, 2013



#### 5. Electrical Characteristics

#### 5-1. Absolute Maximum Rating

Conditions beyond those cited in Table 5-1 may cause permanent damage to the DFZM-E72xx, and must be avoided.

Parameter	Minimum	Maximum	Unit
Supply voltage(VCC)	-0.3	3.6	V
Storage temperature range	-40	125	°C
Voltage on any digitai I/O	-0.3	VCC+0.3	V

**Table 5-1: Absolute Maximum Ratings** 

#### **5-2.Recommended Operating Conditions**

Parameter	Minimum	Maximum	Unit
Operating supply voltage(VCC)	2.1	3.6	V
Operating ambient temperature range(T <sub>A</sub> )	-40	+110	°C

**Table 5-2: Recommended Operating Conditions** 

#### **5-3.Power Consumption**

Test Conditions: T<sub>A</sub>=25 °C, VCC=3.0V

Parameter	Test conditions	Mim	Тур	Max	Unit
Deep Sleep Current					
Quiescent current, internal RC oscillator disabled			0.4		uA
Quiescent current, including internal RC			0.7		uA

Data Sheet Sheet 23 of 40 Sep 16, 2013



		<u>'                                      </u>		
oscillator				
Simulated deep sleep (debug mode) current	With no debugger activity	300		uA
Reset Current				_!
Quiescent current, nRESET asserted		1.2	2.0	mA
Processor and Peripheral Currents				•
ARM® Cortex-M3, RAM, and flash	nd flash ARM® Cortex-M3 running at 24 MHz from crystal		9.5	^
memory	oscillator Radio and all peripherals off	7.5	9.5	mA
ARM® Cortex-M3, RAM, and flash	ARM® Cortex-M3 sleeping, CPU clock set to 12 MHz	2.0		
memory sleep current	from the crystal oscillator Radio and all peripherals off	3.0		mA
Serial controller current	For each controller at maximum data rate	0.2		mA
General purpose timer current	For each timer at maximum clock rate	0.25		mA
General purpose ADC current	At maximum sample rate, DMA enabled	1.1		mA
RX Current	,			.1
Radio receiver, MAC, and baseband	ARM® Cortex-M3 sleeping, CPU clock set to 12 MHz	22		mA
Total RX current ( = IRadio receiver,				
MAC and baseband, CPU + IRAM, and	ARM® Cortex-M3 running at 24 MHz	26.5	31	mA
Flash memory )				
Boost mode total RX current ( = IRadio				
receiver, MAC and baseband, CPU+	ARM® Cortex-M3 running at 24 MHz	28.5		mA
IRAM, and flash memory )				
TX current	,			
Radio transmitter, MAC, and baseband	max. power out (+3 dBm typical)	26.0		m ^
Tradio transmitter, MAO, and baseband	ARM® Cortex-M3 sleeping, CPU clock set to 12 MHz	20.0		mA
Total TX current ( = IRadio transmitter,	maximum power setting (+8 dBm); ARM® Cortex-M3	40.5		m ^
,	running at 24 MHz	43.5		mA
MAC and baseband, CPU + IRAM, and flash memory)	maximum power setting (+18.5 dBm); ARM® Cortex-M3	440		~ ^
nasn memory	running at 24 MHz	110		mA

**Table 5-3: Poewr Consumption** 



#### 5-4. Digital I/O and nRESET Pin Specifications

Test Conditions: T<sub>A</sub>=25 °C, VCC=3.0V

Parameter	Test conditions	Min	Тур	Max	Unit
Low Cohmitt quitabing throubold	VSWIL, Schmitt input threshold going from high to	0.42 x		0.5 x	V
Low Schmitt switching threshold	low	VCC		VCC	V
High Schmitt switching threshold	VSWIH, Schmitt input threshold going from low to	0.62 x		0.80 x	V
righ Schillit Switching the Shold	high	VCC		VCC	V
Input current for logic 0	IIL			-1.0	uA
Input current for logic 1	IIH			+1.0	uA
Input pull-up resistor value	RIPU	24	29	34	kΩ
Input pull-down resistor value	RIPD	24	29	34	kΩ
	VOL(IOL = 4 mA for standard pads, 8 mA for high	0		0.18 x	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Output valtage for lagic 0	current pads)	0		VCC	V
Output voltage for logic 0	>85 °C VOL(IOL = 2 mA for standard pads, 4 mA	0		0.18 x	V
	for high current pads)	0		VCC	V
	VOH(IOH = 4 mA for standard pads, 8 mA for high	0.82 x		VCC	V
Output voltage for logic 1	current pads)	VCC		VCC	V
Output voltage for logic 1	>85 °C VOH(IOH = 2 mA for standard pads, 4 mA	0.82 x		VCC	V
	for high current pads)	VCC		V	٧
Output source current	IOHS			4	mA
(standard current pad)	>85 °C IOHS			2	mA
Output sink current	IOLS			4	mA
(standard current pad)	>85 °C IOLS			2	mA
Output source current high current pad:	ЮНН			8	mA
PA6, PA7, PB6, PB7, PC0	>85 °C IOHH			4	mA
Output sink current high current pad:	IOLH			8	mA
PA6, PA7, PB6, PB7, PC0	>85 °C IOLH			4	mA
Total output current (for I/O Pads)	IOH + IOL			2	mA

Data Sheet Sheet 25 of 40 Sep 16, 2013



**Table 5-4: Digital I/O Specifications** 

Parameter	Test conditions	Min	Тур	Max	Unit
Low Schmitt quitching throubold	VSWIL, Schmitt input threshold going from high to	old going from high to 0.42 x		0.5 x	\/
Low Schmitt switching threshold	low	VCC		VCC	V
Ligh Cohmitt quitabing throubald	VSWIH, Schmitt input threshold going from low to	0.62 x		0.80 x	\/
High Schmitt switching threshold	high	VCC		VCC	V
Input current for logic 0	IIL			-1.0	uA
Input current for logic 1	IIH			+1.0	uA
Input pull-up resistor value	RIPU, Pull-up value while the chip is not reset	24	29	34	kΩ
Input pull-down resistor value	RIPURESET, Pull-up value while the chip is reset	12	14.5	17	kΩ

**Table 5-5: nRESET pin Specifications** 

#### 5-5. Wake-up and Timing

Test Conditions: T<sub>A</sub>=25 °C, VCC=3.0V

Parameter	Test conditions		Тур	Max	Unit
	From wakeup event to first ARM® Cortex-M3 instruction				
System wake time from deep sleep	running from 6 MHz internal RC clock Includes supply ramp		110		us
	time and oscillator startup time				
Shutdown time going into deep sleep	From last ARM® Cortex-M3 instruction to deep sleep mode		5		us

Table 5-6: Wake-up and Timing



#### 5-6. Radio Parameters

Test Conditions: T<sub>A</sub>=25 °C, VCC=3.0V

Parameter	Min	Тур	Max	Unit	Notes
RF Frequency range	2400		2500	MHz	
TX/RX specification for DFZM-E722x					
Output power(boost mode)	1	8		dBm	
Output power	-3	5		dBm	
Error vector magnitude (EVM)		5	15	%	
Frequency error tolerance	-30	0	30	ppm	
Receiver sensitivity(boost mode)		-102	-87	dBm	PER = 1%
Receiver sensitivity		-100	-85	dBm	PER = 1%
Saturation(Maximum input level)	0			dBm	PER = 1%,
TX/RX specification for DFZM-E721x					
Output power		18.5		dBm	
Error vector magnitude (EVM)		5	15	%	
Frequency error tolerance	-30	0	30	ppm	
Receiver sensitivity	-102	-100	-94	dBm	PER = 1%,
Saturation(Maximum input level)	6			dBm	PER = 1%,

**Table 5-7: Radio Parameters** 



#### 5-7.ADC Parameters

Test Conditions: T<sub>A</sub>=25 °C, VCC=3.0V

Parameter	Min	Тур	Max	Unit
VREF	1.17	1.2	1.23	V
VREF output current			1	mA
VREF load capacitance			10	nF
External VREF voltage range	1.1	1.2	1.3	V
External VREF input impedance	1			ΜΩ
Minimum input voltage	0			V
Maximum input vlotage			VREF	V
Single-ended signal range	0		VREF	V
Differential signal range	-VREF		+VREF	V
Common mode range	0		VREF	V
Input referred ADC offset	-10		10	mV
Input Impedence				
1MHz sample clock	1			
6MHz sample clock	0.5			ΜΩ
Not sample	10			

\*Note: The signal-ended ADC measurements are limited in their range and only guaranteed for accuracy within the limits shown in this table. The ADC's internal design allows for measurements outside of this range (±200 mV), but the accuracy of such measurements is not guaranteed. The maximum input voltage is of more interest to the differential sampling where a differential measurement might be small, but a common mode can push the actual input voltage on one of the signals towards the upper voltage limit.

**Table 5-8: ADC Parameters** 



## 6. Package and Layout Guidelines

#### 6-1. Recommended PCB Footprint and Dimensions





Figure 6-1: DFZM-E72xx Module Recommended PCB Footprint (in mm)

Data Sheet Sheet 29 of 40 Sep 16, 2013









Figure 6-2: DFZM-E72xx Module Dimensions (in mm)

Data Sheet Sheet 30 of 40 Sep 16, 2013



#### 6-2.Layout Guidelines



Keep out area for onboard antenna. All layers on the

PCB must be clear.

(i.e. No GND, Power trace/plane, traces.)

Note: If guidelines are not followed, DFZM-E72xx range with onboard antenna will be compromised.

Figure 6-3: DFZM-E72xx module onboard antenna keep-out layout guidelines (in mm)

#### Notes:

- 1. All Dimensions are in mm. Tolerances shall be  $\pm 0.10$  mm.
- 2. Absolutely no metal trace or ground layer underneath this area.
- 3. It is recommended not to run circuit traces underneath the module.
- 4. In performing SMT or manual soldering of the module to the base board, please align the two row of pins. In addition to the guidelines in Figure 6-3, note the following suggestions:

#### DFZM-E72xx

- External Bypass capacitors for all module supplies should be as close as possible to the module pins.
- Never place the antenna very close to metallic objects.
- The external dipole antennas need a reasonable ground plane area for antenna efficiency.

#### DFZM-E7221; DFZM-E7211 onboard antenna specific

• The onboard antenna keep out area, as shown in Figure 6-3, must be adhered to. In addition it is recommended to have clearance above and below the PCB trace antenna (Figure 6-4) for optimal range performance.

Data Sheet Sheet 31 of 40 Sep 16, 2013



- Do not use a metallic or metalized plastic for the end product enclosure.
- Recommendation is to keep plastic enclosure clearance of 1cm from top and bottom of the DFZM-E72xx onboard antenna keep-out area, if possible. 5-mm (0.2 in) clearance shall be the minimum as shown in Figure 6-4.




Figure 6-4 Recommended clearance above and below the PCB trace antenna

#### 6-2-1. Surface Mount Assembly

The reflow profile is shown in Figure 6-5.




Figure 6-5: Reflow temperature profile

Data Sheet Sheet 32 of 40 Sep 16, 2013



#### Note:

- 1. Perform adequate test in advance as the reflow temperature profile will vary accordingly to the conditions of the parts and boards, and the specifications of the reflow furnace.
- 2. Be careful about rapid temperature rise in preheat zone as it may cause excessive slumping of the solder paste.
- 3. If the preheat is insufficient, rather large solder balls tend to be generated. Conversely, if performed excessively, fine balls and large balls will generate in clusters at a time.
- 4. If the temperature is too low, non-melting tends to be caused in the area with large heat capacity after reflow.
- 5. Be careful about sudden rise in temperature as it may worsen the slump of solder paste.
- 6. Be careful about slow cooling as it may cause the positional shift of parts and decline in joining strength at times.



#### 6-3. Recommended Stencil Aperture

Note: The thickness of the stencil should be 0.15mm over this area.




Figure 6-6: DFZM-E72xx recommended stencil aperture

Data Sheet Sheet 34 of 40 Sep 16, 2013




## 7. Ordering Information


DEVICE DESCRIPTION	ORDERING NUMBER
Extended range module using external antenna	DFZM-E7210-DT0R
Extended range module using onboard antenna	DFZM-E7211-DT0R
Low power module using external antenna	DFZM-E7220-DT0R
Low power module using onboard antenna	DFZM-E7221-DT0R


## 8. Package

#### 8-1.Information of carrier tape direction&packaging dimension













#### 8-2.Reel dimension







### 8-3.Total Package





#### 8-4. RF exposure warning statement

#### **FCC Label Statement**

This device complies with part 15 of the FCC rules. Operation is subject to

the following two conditions:

- 1. This device may not cause harmful interference, and
- 2. This device must accept any interference received, including interference that may cause undesired operation.

#### Federal Communications Commission (FCC) Statement

15.21

You are cautioned that changes or modifications not expressly approved by the part responsible for compliance could void the user's authority to operate the equipment.

15.105(b)

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- -Reorient or relocate the receiving antenna.
- -Increase the separation between the equipment and receiver.
  - -Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- -Consult the dealer or an experienced radio/TV technician for help.

#### **FCC RF Radiation Exposure Statement:**

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying RF exposure compliance. This transmitter must not

Data Sheet Sheet 39 of 40 Sep 16, 2013



be co-located or operating in conjunction with any other antenna or transmitter.