



THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROPRIETARY TO POWERWAVE TECHNOLOGIES. ANY REPRODUCTION IN PART OR WHOLE WITHOUT PRIOR WRITTEN AUTHORIZATION OF POWERWAVE TECHNOLOGIES IS PROHIBITED.




- NOTES: UNLESS OTHERWISE SPECIFIED
1. ALL CAPACITOR VALUES ARE IN MICROFARADS.
 2. ALL RESISTOR VALUES ARE IN OHMS.
 3. REFERENCE ASSEMBLY DRAWING D500-10913-_____
 4. SEE BOM FOR PARTS USAGE AND VALUE.
 5. INDICATES ICT TESTPOINT.

Spare Gate Table		
Last Used	Not Used	Spare Gates
C210	C95	
CR23		
DS1		
ICT360	ICT33, ICT34, ICT54, ICT118, ICT119, ICT129, ICT135, ICT199, ICT277, ICT349, ICT356, ICT358, ICT359	
J6		
L2		
Q5		
R304		
TP84	TP29, TP30	
U37		
Y1		


SMALL SIGNAL RF INTERFACE



J2 TO DIA




(I/O) J3 TO WBA



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE:	CAD GENERATED DRAWING. DO NOT MANUALLY UPDATE.		1801 E. St. Andrew Place Santa Ana, California 92705 +1.714.466.1000	
	FRACTIONS .xx ± .01 .xxx ± .005	DECIMALS .xx ± .01 .xxx ± .005	ANGLES ± 1°	THIRD ANGLE PROJECTION
MATERIAL	APPROVALS	DATE	TITLE SCHEMATIC, CONTROLLER, VENICE, ROHS COMP	
FINISH	DRAWN PAULINE TONG	050620	SIZE D	CAGE CODE 0FST3
DO NOT SCALE DRAWING	DA	SCALE NONE	RELEASE DATE	DWG. NO. D300-10913-002
				REV. A
				SHEET 1 OF 5

REVISIONS		
REV	DESCRIPTION	REV BY
A	REVISED PER ECO-34000	M.C.

REVISIONS		
REV	DESCRIPTION	REV BY
—	SEE SHEET 1	—




Pinout for U9 MC9S12DG256BCPV:

SHT 4, C7	(1ST_LOOP_COMP)	1	PWM3/PP3
SHT 4, D7	(INPUT_COMP)	2	PWM2/PP2
SHT 4, C7	(INPUT_OFFSET)	3	PWM1/PP1
SHT 4, C7	(1ST_LOOP_OFFSET)	4	PWM0/PP0
SHT 3, C7	(ERR_PRO_RESET)	5	PK3
SHT 3, D6	(INPUT_OFF_MU)	6	PK2
SHT 3, D7	(INPUT_PRO_SET)	7	PK1
SHT 3, D7	(INPUT_PRO_RESET)	8	PK0
SHT 4, A4, D3	(SAMPLE)	9	IOC0/PT0
SHT 3, A6	(PHS_FLIP)	10	IOC1/PT1
SHT 3, B8	(RCV_GAIN_SEL)	11	IOC2/PT2
SHT 3, B8	(RCV_GAIN_SEL)	12	IOC3/PT3
SHT 4, A4	(DISCH)	13	VDD1
SHT 4, C3	(LOOP_TP)	14	VSS1
SHT 3, C7	(PAON_PRO_SET)	15	IOC4/PT4
SHT 3, B7	(PAON_MU)	16	IOC5/PT5
SHT 3, C6	(ERR_OFF_MU)	17	IOC6/PT6
SHT 3, C7	(ERR_PRO_SET)	18	IOC7/PT7
SHT 3, C7	(ERR_PRO_SET)	19	PK5
SHT 3, C6	(ERR_PRO_SET)	20	PK4
SHT 3, C6	(FWD_DET_MU)	21	KWJ1/JP1
SHT 3, C6	(FWD_DET_MU)	22	KWJ0/PJ0
SHT 3, C6	(FWD_DET_MU)	23	MODC/BKGD
SHT 3, C6	(FWD_DET_MU)	24	ADDR8/PB0
SHT 3, C6	(FWD_DET_MU)	25	ADDR1/PB1
SHT 3, C6	(FWD_DET_MU)	26	ADDR2/PB2
SHT 3, C6	(FWD_DET_MU)	27	ADDR3/PB3
SHT 3, C6	(FWD_DET_MU)	28	ADDR4/PB4


SIZE	CAGE CODE	DWG. NO.	REV.
D	ØFST3	D300-10913-002	A
SCALE	RELEASE DATE	SHEET	
NONE		2 OF 5	

REVISIONS		
REV	DESCRIPTION	REV BY
—	SEE SHEET 1	—




SIZE	CAGE CODE	DWG. NO.	REV.
D	ØFST3	D300-10913-002	A
SCALE	NONE	RELEASE DATE	SHEET 3 OF 5

REVISIONS		
REV	DESCRIPTION	REV BY
—	SEE SHEET 1	—



SIZE	CAGE CODE	DWG. NO.	REV.
D	ØFST3	D300-10913-002	A
SCALE	NONE	RELEASE DATE	SHEET 4 OF 5

REVISIONS		
REV	DESCRIPTION	REV BY
—	SEE SHEET 1	—



SIZE	CAGE CODE	DWG. NO.	REV.
D	ØFST3	D300-10913-002	A
SCALE	RELEASE DATE	SHEET	
NONE		5 OF 5	