BLOCK DIAGRAM

Notice: This document is proprietary and may not be reproduced or used for manufacturing purposes except when necessary to fulfill contractual requirements with American Innovations, Ltd. or with prior written consent of American Innovations, Ltd.

REVISIONS				
ECO #	REV	DESCRIPTION	APPROVED	DATE
None	0	Prototype		05/09/00
~~330~~	1	Production Release		01/10/01









Revision Notes

Rev 1 Changed from Transceiver to Transmitter only. Changed processor for one with internal EEPROM, LVI and voltage comparator.

PRELIMINARY

Test Points TP4, TP6, TP9, TP10, TP14, and TP15 are used for In System Programming of the processor. These should be located in a clear area of the board for easy access.

TP4 – Gnd
TP6 – 3.3 VDC
TP9 – MOSI
TP10 – SCK
TP14 – MISO
TP15 – Reset

Contract No.		American Innovations, Ltd. 12112 Technology Blvd. Austin, Texas 78727			
Approvals	DATE	Title: Schematic, RF OPI			
Drawn D. Davis	01/10/01	Size: A	CAGE Code: 07LJ5	Drawing Number: 303056-000	Rev: 1
Checked D. Campos		Scale: None	File: wopi.SCH	Sheet 1 of 1	
Engr D. Davis					
Test Engr R. Brown					
Q.A. M. Devine					