



ADC


TELECOMMUNICATIONS

EXHIBIT VIII


SCHEMATICS Part 2 of 2 BTS-7010






				REV		ECO		DATE		APV			
		THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE I/C, BLOCK U/C, 2.5 – 2.7 GHz, AXITY BTS									
		MATERIAL -----		DWN		JKF		2/6/01		DWG. NO.		REV	
		FINISH -----		CHK		BKW		2/21/01		1152963		A0	
		REL		BKW		2/21/01		B		SCALE ---		SHEET 1 OF 1	
4		3		2		1		1					


	5	4	3	2	1
CIRCUIT DESCRIPTION: 1140734 AXITY BTS UPCONVERTER					
The 1140734 Axity BTS Upconverter converts the down stream signal in the 222-408 MHz IF band to the 2500-2686 MHz RF band using an LO frequency of 2278MHz. The circuit primarily consists of four sections: IF, RF, LO generation, and control.					
IF SECTION					
The broad band IF input signal applied to J4 can range from +50 to +70 dBmV across the 222 to 408 MHz frequency band, and an Automatic Level Control (ALC) circuit automatically adjusts the IF level into a high IP3 mixer for optimal frequency conversion to the RF band. Bandpass filtering of the IF signal is also provided and fault detection of the IF signal level into the mixer is indicated through red illumination of the front panel LEDs, DS1 (LOW I/P FAULT) and DS2 (HIGH I/P FAULT). These faults can also be communicated to external modules by providing a low impedance on the rear connector at pin J1-8C. The detected level is also compared against an independent threshold level for determining if the input signal has been lost. In the event that the input signal has been lost the RF ALC circuit will become muted. The IF ALC circuit can be placed into the manual or automatic modes with the front panel switch SW1. Placing SW1 into the MANUAL 1 position and varying the potentiometer R29 on the front panel allows for manual adjustment of the gain through the IF stages leading into the mixer. The MANUAL 1 position also disables all muting features of the circuit, and manual operation is indicated by the amber illumination of LED DS3 (MUTE). Placing SW1 into the ALC1 position enables automatic control of the IF level into the mixer which can be set by varying the potentiometer R33 on the front panel.					
RF SECTION					
The broadband RF signal provided at J20 is the upper side band mixing product of the IF signal with the LO signal. Band pass filtering and amplification are performed on the RF signal to produce the desired result, and an ALC circuit automatically adjusts the RF level at J20 based on detected output levels from one or two stages of external amplification. The externally detected RF output level from the first stage of amplification is an analog voltage in the range of 0~5 volts and is applied to J1-24C. It is amplified and level adjusted with the potentiometer R59 to produce 1.8 volts at TP4 when the final amplifier output power is at 100%. Likewise, the externally detected RF output of the optional second stage of amplification is also an analog voltage in the range of 0~5 volts and is applied to J1-25C. It is amplified and level adjusted with potentiometer R48 to produce 2 volts at TP2 when the final amplifier output power is at 100%. Buffered outputs of the externally detected RF output levels of the first and second stages of amplification are provided on the rear connector at pins J1-23C and J1-26C respectively. The RF ALC circuit can be placed into the manual or automatic modes with the front panel switch SW2. Placing SW2 into the MANUAL 2 position and varying the potentiometer R52 on the front panel allows for manual adjustment of the gain through the RF stages. The MANUAL 2 position also disables all muting features of the circuit, and manual operation is indicated by the amber illumination of LED DS3 (MUTE). Placing SW2 into the ALC2 position enables automatic control of the RF levels detected from the external amplifier stages, and can be set by varying the potentiometer R40 on the front panel. A buffered output of the ALC control voltage is provided to external modules through the rear connector at pin J1-11C, and an ALC fault is indicated by the red illumination of LED DS4 (ALC FAULT). Muting of the RF output is performed under certain conditions. Muting from a loss of input can occur under the conditions previously described in the IF section. Muting can also occur by the communication of a mute condition from an external module through the interface connection J1-10C. Shorting this connection to ground potential will cause the RF output to become muted. The mute status will be indicated by the red illumination of the LED DS3 (MUTE) and is also communicated to external modules by providing a low impedance on the rear connector at pin J1-9C.					
LO GENERATION					
The 2278 MHz LO is generated in a two step process. In the first step, a digital phase frequency detector is used to phase lock a voltage controlled crystal oscillator (VCXO) to a 10 MHz reference signal supplied from an external source through the connection at J1-32B. When locked, the VCXO will produce a frequency of 94.916667 MHz. In the event the 10 MHz reference is lost, LED DS5 (10 MHz) will be illuminated red, and a hold over circuit will keep the VCXO operating close to 94.916667 MHz. Communication of this event to external modules is also provided as a low impedance on the rear connector at pin J1-7C. In the second step, the output of the VCXO is used as the phase reference to a digital phase frequency detector which will phase lock the 2278 MHz LO output of a voltage controlled ceramic resonator oscillator (VCRO). The LO signal is then amplified, and applied to the mixer. In the event that the phase lock loop (PLL) circuits have gone out of lock, LED DS6 (PLL) will be illuminated red. Communication of this event to external modules is provided as a low impedance on the rear connector at pin J1-1B. If the 2278MHz oscillator is phase locked and the 94.916667MHz oscillator is operating from the hold over circuit, then LED DS6 (PLL) will be illuminated amber.					
CONTROL					
U70 and U72 are used for device select. These parts are used by the microcontroller (U71) to selectively communicate with U79, U81, U80, U84, U85, U82, and U83. U71 is the serial programmable Atmel microcontroller. The controller operates at 3.6864 MHz. The Micro Access and Control (MAC) line is used to indicate current device status. If this device is not installed or it is not powered, pin 21C of backplane connector J1 is about ground potential. If this device is installed and operating properly this control line is held at about +12 Vdc through a 1.2 Kohm resistor. If a fault needs to be reported, two 1.20 Kohm resistors are used to set the MAC line at about +6 Vdc. If the system controller needs to reset this device, it will hold the MAC line (pin 21C of J1) at about 0.0 Vdc. U75 is a watchdog timer IC that monitors PB1 of the micro. If the chip select address line does not change state after about 2 seconds, the reset line (pin 7) is sent low otherwise this line is held at +5 Vdc. J39 is the programming port used to install the micro's firmware. J39 pin 5 is used by the serial programmer to hold the microcontroller in reset. If J39 pin 5 is low or the watchdog reset line is low, or the MAC line is held low, the microcontroller is reset by pin 7 of U76. U74 is the serial RS-485 transceiver IC. Pin 2 is used for data direction. During a microcontroller reset, this part is set to receive mode. During normal operation, the microcontroller set this devices data flow direction. U73 is an analog switch used to disconnect the serial lines during programming of U71. U77B is used to provide an analog output signal to the circuitry of PLL #1. This signal must match the VCXO Control value whenever a 10 MHz source is present. If the 10 MHz source is removed, the output of U77B will be adjusted to make the VCXO Control value read the same value as when the external source was present. U78 is a precise low dropout SMT voltage regulator used to regulate the system +5 Vdc. U79 is used for digital input signals. This part is used to the firmware configuration DIP switch. This switch may be used to implement different features of the firmware. U81 is used for digital input signals. This part is used to read the slot ID pins of J1. The programming of the SS1-6 lines on the backplane board is used by the firmware to set the device SCADA address. U80 is used for digital input signals. This part is used to monitor system conditions such as ALC Mode Switch #1 & #2, the presence of a 10 MHz reference, the lock condition of PLL circuits, and a Mute command input signal from the backplane. U84 and U85 are used for digital output signals. These parts are used to control the front panel LEDs. Since green LEDs are expected to be normal, a FET is used to shunt current away from the LED when it is to be off. To reduce parts, the red LED is wired the same as the green LED except less current is used. U82 and U83 are used for digital output signals. U82 is used to set system outputs. U83 is used to set control lines for the serial PLL chips.					




APV	ADC Telecommunications		REV	ECO	DATE	APV
DATE	THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION		TITLE SCH., BWA 2000, BLOCK U/C, V2, 2.5-2.7 GHz (1140734)			
ECO	MATERIAL		DWN	JKF	12/14/00	DWG. NO.
REV	FINISH		CHK	BKW	4/3/01	1138753
			REL	BKW	4/3/01	D
				SCALE	---	SHEET 7 OF 8



APV	ADC Telecommunications				REV	ECO	DATE	APV
DATE	THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION				TITLE SCH., BWA 2000, BLOCK U/C, V2, 2.5-2.7 GHz (1140734)			
MATERIAL								
-----					DWN JKF 12/14/00			DWG. NO.
FINISH					CHK BKW 4/3/01		1138753 A0	
-----					REL BKW 4/3/01		D SCALE --- SHEET 5 OF 8	






ADDED CIRCUIT DISCRPTION			
RJB			
C0	20073657	11/1/00	JCM
J1 WAS 1113708 (10 COAX CONNECTOR) C1,C2,C7,C8 WERE 1114135, 20pF L1,L15 WERE 1114096, 27nH. L3 WAS. 1114097, 47nH.			
RJB			
B0	20070579	9/29/00	JCM


APV	ADC Telecommunications				REV	ECO	DATE	APV
DATE	THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION		TITLE SCH MULTIPLEXER					
ECO	MATERIAL - - - - -		DWN	RJB	5/24/00	DWG. NO. 1113588		REV C0
REV	FINISH - - - - -		CHK	JCM	7/21/00	SCALE - - -		SHEET 1 OF 1
			REL	JCM	7/21/00	C		

12/20/200 03:12:20 PM, k1zies





REV	ECO	DATE	APV

	THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE B/D, UPSTREAM / DOWNSTREAM SWITCH ASSY				
	MATERIAL -----		DWN	WB	11/29/00	DWG. NO.	REV
	FINISH -----		CHK	DEZ	12/20/00	1144128	A0
			REL	DEZ	12/20/00	B	SCALE-----SHEET 1 OF 1



REV						ECO		DATE		APV		B																																			
THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION. MATERIAL --- FINISH ---													TITLE I/C, UPSTREAM/ DOWNSTREAM SWITCH ASS'Y						DWN		RJB	8/23/00		DWG. NO.				REV																			
												CHK		DEZ		12/20/00		1126654				AO																									
												REL		DEZ		12/20/00		C		SCALE ---		SHEET 1 OF 1																									
4												3												2												1											





APV	ADC Telecommunications						REV	ECO	DATE	APV
DATE	THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION				TITLE SCH., UPSTREAM/ DOWNSTREAM CNTRL BD. (1125349)					
ECO	MATERIAL									
FINISH	-----				DWN	JKF	9/6/00	DWG. NO.		REV
	-----				CHK	REH	9/6/00	1125362		A0
					REL	REH	9/6/00	D	SCALE ---	SHEET 2 OF 2

Circuit Description:

This board contains two low power four to one RF relays. J3 provides the interface between this board and the upstream/downstream switch control board (1125362). J1, J2, and J4 provide the interface between this board and the chassis backplane area.

U1 is a SP4T RF switch. Control pins 9 and 10 are used to select which position is connected to RF common (pin 1). Any RF port that is not selected is internally terminated within U1. Since the switch can not pass DC current, there is no easy way of detecting if a specified path is really engaged.


U2 is a second SP4T RF switch. Control pins 9 and 10 are used to select which position is connected to RF common (pin 1). Any RF port that is not selected is internally terminated within U2.

C1, C3 through C6 are DC blocking capacitors. Their values are selected to pass the high frequency (2.150 - 2.162 GHz) RF signals. C23 through C27 are DC blocking capacitors. Values are selected to pass the lower frequency (41 - 53 MHz or 222 - 408 MHz) RF signals.


C2, C11 through C22, and C28 through C32 are RF bypass capacitors which remove unwanted RF signals from DC biaslines. R1 & R2 along with C7 through C10 perform a similar function as low pass filters.


The control lines of J2 pins 13A through 20C are passed on to the upstream/downstream switch controlboard (1125362) and are described on that board's circuit description.

Pins 5 and 7 of J3 are wired to allow the upstream/downstream switch control board (1125362) determine which board it is controlling. The upstream/downstream switch control board (1125362) may also be used to control the redundant low noise amplifier RF section of a BWA2000 LNA.




36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36			36					
----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	----	--	--	--	--	--







Signal Processing Backplane Lower
to CAM Controller



APV	ADC Telecommunications				REV	ECO	DATE	APV
DATE	THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION				TITLE SCHEMATIC BTS, RF, LOWER BACKPLANE			
ECO								
REV	FINISH				DWN	PWN	01/24/01	DWG. NO.
					CHK	REH	01/31/01	1149606
					REL	REH	01/31/01	D
								SCALE - - -
								SHEET 2 OF 2




ADC Telecommunications										REV		ECO		DATE		APV	
APV	THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION.				TITLE B/D, 10MHz FREQUENCY REFERENCE ASSEMBLY												
DATE	MATERIAL -----																
ECO	FINISH -----				DWN		DRC		9/12/00		DWG. NO. 1129658			REV A0			
REV					REL		DEZ		12/5/00		B	SCALE ---		SHEET 1 OF 1			



ADC Telecommunications		REV		ECO		DATE		APV				
APV	THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION.			TITLE I/C, 10 MHz FREQ. REFERENCE ASSEMBLY								
DATE												
MATERIAL												

ECO				DWN	DRC	9/12/00		DWG. NO.		REV		
	FINISH			CHK	DEZ	12/5/00		1129669		A0		
REV				REL	DEZ	12/5/00		B	SCALE ---		SHEET 1 OF 1	



BWA 2000 10 MHz Reference Board Circuit Description

The function of the BWA 2000 10 MHz reference board is to select one of the three possible 10 MHz reference sources (External, GPS, or Internal ADC), split the selected source signal, and then amplify each branch to produce the four 10 MHz reference outputs. The design as shown in the following block diagram consists of detection, switching, distribution amplifier, micro controller, and DC-DC converter circuits.


The detection circuits determine which of the three 10 MHz sources is present and available to be used. A small part of each 10 MHz source signal is tapped off and rectified using a diode and capacitor to produce a DC voltage. An op amp circuit then compares this voltage to a reference voltage. A input voltage level above the reference level indicates that the 10 MHz signal is present and a logic low (about 0 VDC) is output to the control circuitry. A logic high (about 5 VDC) indicates no signal is present. A current detection circuit also uses a comparator and indicates whether or not the optional GPS receiver is installed. A status line from the GPS receiver shows if the GPS receiver is locked (0 VDC) or not (5 VDC).

The 10 MHz signal sources are fed into two relays that are switched by the micro controller. The signal sources that are present are selected in the following sequence: External => GPS => Internal ADC. If one source fails, then the next one is switched to automatically in order to insure uninterrupted operation.


The distribution amplifier splits the selected 10 MHz source signal into five branches using buffers followed by Mini-Circuits ERA-4 amplifiers (for four of the branches). The amplitude level can be adjusted by using the potentiometer near the input. The four 10 MHz reference output signals have a 50 ohm impedance and a power level of +13 dBm. They reach the backplane board through the Amp eurocard connector and are then distributed to the up and down converters to provide the system frequency reference. A lower level 10 MHz signal is also fed to the front panel as a sample.

The control circuitry consists of an embedded microcontroller. It monitors which signal sources are present using the detector outputs and then selects the proper 10 MHz source through control of the relays. It also drives the front panel LED display and provides status information through the RS-485 system interface.

The DC / DC converter circuitry changes the -48V system supply voltage to the +12V that is used by the 10 MHz reference board. The micro controller also has its own converter to change from the +12V to +5V to power the various ICs.



APV	ADC Telecommunications		REV	ECO	DATE	APV
DATE	THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION		TITLE SCH., BWA 2000, 10MHz REFERENCE BD. (1136558)			
ECO	MATERIAL		DWN	JKF	10/23/00	DWG. NO.
REV	FINISH		CHK	DEZ	10/30/00	1136560
			REL	DEZ	10/30/00	D SCALE - - - SHEET 2 OF 2
						A0






Model 87-664

GPS-XL Time and Frequency Module

TrueTime, Inc. Santa Rosa, CA USA
Phone 707-528-1230 Fax 707-527-6640
www.truetime.com Email truetime@truetime.com

© TrueTime, Inc. 2000 All Rights Reserved
 PROPRIETARY NOTICE
 THIS DOCUMENT, WHETHER PATENTABLE OR NON-PATENTABLE SUBJECT MATTER, EMBODIES PROPRIETARY INFORMATION OF TRUE-TIME, INC. IT MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF TRUE-TIME, INC. ANY UNAUTHORIZED REPRODUCTION, COPIING, OR TRANSMISSION OF THIS DOCUMENT IS PROHIBITED AND IT SHALL BE RETURNED UPON DEMAND.




DETAIL-A
 SEE TABLE
 FOR PIN ASSIGNMENT

TABLE 1

PIN	DESCRIPTION
1	ALARM (OPEN COLLECTOR)
2	NC
3	GND
4	GND
5	+12V (3-18VDC)

MATING CONNECTOR:
 MOLEX P/N 22-01-3057



CONTRACT NO.		APPROVALS		DATE
DRAWN BY: RWB		CHECKED BY: JBR		07/03
APPROVED BY: JBR		NEXT ASSY		3/03
TrueTime 2833 Oak Ct. Santa Ana, CA 92705		ASSEMBLY, GPS-XL 12VDC/10MHz (SMA)		REV A
SIZE CODE: 001 NO. DRAWING: 401		SCALE: NONE		87-664
FILENAME: 8763-664		DATE: 07-19-00		SHEET 1 OF 2

1-31 PHYSICAL SPECIFICATIONS

1-32 The GPS-XL is a board level product with the following physical specifications:

GPS-XL Module Size: 3.94 in. x 6.30 in. x .91 in.
(10 cm. x 16 cm. x 2.31 cm.)

Antenna Size: 2.625 in. dia. x 1.5 in.
(6.67 cm. dia x 3.81 cm.)

Antenna/DownConverter Size: 2.625 in. dia. x 8.6 in.
(Optional) (6.67 cm. dia. x 21.84 cm.)

Note: Antenna and Antenna/DownConverter Units are mounted on a 12 in. long PVC nipple with 3/4" Male Pipe Thread (MPT) on both ends. The above specified overall lengths of the Antenna and Antenna/DownConverter Units are therefore increased by approximately 11.25 in. when the mounting nipple is included.

GPS-XL Module Weight: .4 lb max. (.186 Kg)

Antenna Weight: 0.70 lb (.318 Kg)
(Including mtg. nipple)

Antenna/DownConverter Weight: 2.35 lb (1.067 Kg)
(Including mtg. nipple)
(Optional)

Antenna Cable, RG-59: Standard length = 50 ft.
1.2 lb (.545 Kg)

Antenna/DownConverter Cable, RG-58: Standard length = 200 ft.
(Optional) 5.4 lb (2.452 Kg)

1-33 ENVIRONMENTAL SPECIFICATIONS

1-34 The environmental specifications are:

Operating Temperature:

Antenna or Antenna/DownConverter: -40° to +70° C (-40° to +158° F)

GPS-XL Module: 0° to +60° C (+32° to +140° F)

Storage Temperature:

Antenna or Antenna/DownConverter: -55° to +85° C (-67° to +185° F)

GPS-XL Module: -40° to +85° C (-40° to +185° F)

Humidity:

Antenna or Antenna/DownConverter: 100%, condensing

GPS-XL Module: 95%, non-condensing

1-35 POWER INPUT SPECIFICATIONS

SUPPLY OPTION	VOLTAGE	RIPPLE+NOISE	POWER
<u>Standard Antenna:</u>			
12 VDC & 5 VDC (STANDARD)	+/- 5%	< 75 mV, 100 KHz BW	1.00 W @ 12V 3.75 W @ 5V
12 VDC (OPTION)	+/- 5%	< 75 mV, 100 KHz BW	6.00 W
12 VDC (Batt.) (OPTION)	8-16.5 VDC	< 1 V, 100 KHz BW	6.25 W
24 VDC (Batt.) (OPTION)	16-32 VDC	< 1 V, 100 KHz BW	6.25 W
<u>Antenna/DownConverter Option:</u>			
12 VDC & 5 VDC (STANDARD)	+/- 5%	< 75 mV, 100 KHz BW	3.00 W @ 12V 3.75 W @ 5V
12 VDC (OPTION)	+/- 5%	< 75 mV, 100 KHz BW	8.00 W
12 VDC (Batt.) (OPTION)	8-16.5 VDC	< 1 V, 100 KHz BW	8.75 W
24 VDC (Batt.) (OPTION)	16-32 VDC	< 1 V, 100 KHz BW	8.75 W

1-36 BATTERY SPECIFICATIONS

The battery provides standby power to the GPS-XL memory.

Battery type: Lithium, 3.5 Volt

Battery life: 15000 hours standby, shelf life 10 years

1-37 TIMING/FREQUENCY PERFORMANCE SPECIFICATIONS


1-38 All performance specifications are valid when the antenna's geodetic position is known within 10 m in WGS-84 and four or more satellites are being tracked under the current conditions of Selective Availability (SA) as experienced at product release in March of 1994. In addition, in order to achieve the stated stability specifications, the GPS-XL must be mounted in an enclosure which will eliminate exposure of the internal oscillator to rapid temperature fluctuations due to air currents. During periods without SA, timing performance is improved to the +/- 100 nS level.


The GPS-XL core receiver specifications are:


Frequency:	1575.42 MHz (L1 signal).
Code:	Coarse Acquisition (C/A) code.
Tracking:	Up to six satellites.
Acquisition Time:	Less than 2 min if satellites visible, position correct within 100 km. Position errors greater than 100 km may require 15 min or longer, with satellites visible. See Section III.
Single Fix Position Accuracy:	Within 25 m (SEP) referred to WGS84 when sequentially tracking four (4) or more satellites with a PDOP $\leq$ 6. 100 meters (2 dRMS) if SA is enabled.
24 Hour Averaged Position Accuracy:	< 10 m.

The GPS-XL timing and frequency specifications are:

1PPS Output Accuracy:	GPS Time +/- 150 nS. UTC-USNO +/- 150 nS.
Frequency Output Accuracy:	< 3×10^{-12}
Frequency/Timing Stability:	Allan Deviation, 1×10^{-9} @ 1 sec 3×10^{-10} @ 10 sec 3×10^{-10} @ 100 sec 3×10^{-12} @ 1 day
Oscillator Stability:	2×10^{-6} , over 0°C to 50°C when not tracking satellites.
IRIG B Amp. Mod. Output (STANDARD): Accuracy:	10 uS to UTC







Circuit Description:

This board was initially developed for the 5700 Series Transmitter project (schm. # 1585-3130). All mechanical mountings, back plane interfaces and front panel interfaces have been maintained in this new board layout. This board is also be used for the Phase I release of the Axiy BTS Downstream Controller (ASSY. # 1132139).

J1 is a 96-position connector that has 32 rows in three columns. This is the only back plane interface for this PCB.

U10 is used to provide a regulated 5 volts source for the circuits of this board. The prior PCB had the TO-220 regulator mounted on a heatsink bar. After discussions with the original designer and evaluation of this board's power requirements, it was determined that a heatsink bar is not needed. Therefore this board design will have U10 mounted directly to the PCB.

R135, R136 and R137 are current limiting resistors that set the display back light levels; these devices are not needed in the BTS boards since this function is implemented in the display interface board of the system display sled. Likewise where R14 is used to set the display contrast in the 5700 Series Transmitter, it is not needed in the BTS.

U13 is used to provide isolation between the 'Output Amplifier Status' input signal and the digital circuitry of the PCB.

J3 is a test port that is wired to interface with a logic analyzer. This port is not needed for normal operation or production testing.

U17 is a through hole socket that is wired to accept either the Motorola MC68HC705B16CFN microcontroller or the XC68HC705B32CFN microcontroller. The controller operates at 3.6864 MHz as set by C19, C21, R67 and Y1; these devices are SMT on this board.

DS1 is the front panel power or status LED. This LED is controller through the PLMA port of the micro. PLMB is filtered and buffered to provide a DC analog output voltage signal.


U25 is a watchdog timer IC that monitors PB6 of the micro. If the chip select address line does not change state after about 2 seconds or if the supply voltage is less than 4.2 Vdc, the reset line (pin 7) is sent low otherwise this line is held at +5 Vdc. The front panel switch SW2 is also used to reset the microcontroller.

U14 is the SMT serial RS-485 transceiver IC. Pin 2 is used for data direction. During a microcontroller reset, this part is set to receive mode.

U16 and U19 are used for input / output device select. U16 is used by the microcontroller to selectively read digital inputs from U12, U18, U6, U9, U3, U7 or U2. U19 is used by the microcontroller to selectively write digital outputs to U1, U8, U11 or U2. U16 and U19 use microcontroller outputs PB1, PB2, and PB3 to select which output is logic low only when the value of CS1 is high and CS2 and CS3 are low. Therefore to read CS1, the value of the microcontroller port B will be 1011 001x and a write to the display thru CS9 would require micro port B to be 0110 110x; where x is either 1 or 0. PB7 (the micro R/W line of the address bus) is 0 for write and 1 for read functions.

The analog circuits of page two that use U20, U21, and U22 are basically voltage amplifiers with variable gain settings. The gain is set through front panel potentiometers. The circuit around U23B is used to monitor the -5V Bias voltage. If this voltage is greater than -3.76 Vdc, Q19 is turned on which pulls R77 low to indicate a fault.


APV	ADC Telecommunications				REV	ECO	DATE	APV
DATE	THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION				TITLE SCH, DOWNSTREAM CONTROLLER BOARD			
MATERIAL	-----				DWN	PWN	10/5/00	DWG. NO.
FINISH	-----				CHK	REH	10/25/00	1132140
REV	ECO	REL	REH	10/25/00	D	SCALE	---	SHEET 2 OF 2



REMOVED DO NOT INSTALL SYMBOLS ON SPECIFIED PARTS. PWN			
C0	20085157	03/19/01	REH
ADD PARTS: Q20, CHANGE C19, C21, Y1, AND R67 TO SMT PARTS. CHANGE U14 PART NUMBER. ADD U25 (1095823), R139 (6.8K), AND R140 (2.87K). DELETE R73 AND C22. FIX LINES 7 AND 8 ON U14. PWN			
B0	20079417	01/15/01	REH

APV				REV				ECO				DATE				APV			
THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION				DWN				PWN				9/26/00				DWG. NO.			
MATERIAL				CHK				REH				10/10/00				1132142			
FINISH				REL				REH				10/10/00				SCALE - - -			
																SHEET 1 OF 2			

TITLE SCH, ABS CONTROLLER BOARD



REV		ECD	DATE		APV
REV	ECD	DATE	TITLE		
			B/D, SYSTEM MONITORING ASSY, AXITY BTS		
			MATERIAL		
			FINISH		
DWN	JKF	2/7/01	DWG. NO.		REV
CHK	REH	4/12/01	1156006		A0
REL	REH	4/12/01	C	SCALE ---	SHEET 1 OF 1

