


POWER CALIBRATION TEST SETUP



Created by: Kimberly Simeone

9/15/98

Checked by:

10/00/98

Released by: Paulo Coure 10/12/98

All information contained in this document is confidential and proprietary to COMWAYE and shall not be disclosed without the prior written permission of COMWAVE.

Document #: DOC22-0018

REV. A



SECTION 4

module/board found within the system. Now that your system is up and running, it is time for a brief description of each

This section will break your system down into individual segments. You will find theory of operations for individual sections of your system, along with specifications if need repairs. available. It is recommended that you contact Comwave customer service when you

Additionally, schematics may be included in this section, if available,

Created by: Kimberly Simeone 9/17/98

REV: A

Document #: DOCII-0009

Checked by: Donald Wike 9/18/98

Released by: Andre Castro 10/2/98



RACK THEORY OF OPERATION

allow for future upgrades to higher output power levels. various physical configurations of the high power series of transmitters/boosters and to power amplifier segments. to-phase AC power to the transmitter, DC power to the sub-rack, and the cooling for the The rack is an integral part of the transmitter assembly. It supplies three-phase or phase-The rack is available in different sizes to accommodate the

both three-phase and phase to phase power to the entire rack. located on the top of the rack. It is connected to the AC power harness, which distributes Three-phase or phase-to-phase AC power enters the AC power distribution box, which is

number of fans is dependent upon transmitter configuration. opened. This will prevent thermal shutdown of the power amplifier segments. Note: The transmitters will be automatically placed into standby when the rear door of the rack is amplifier segments. the sub-rack. Fans attached to the rear door of the rack supply cooling for the power power harness. sub-rack. This power supply is connected to the power amplifier segments via the DC Each transmitter requires an AC to DC front-end converter to supply the DC power to the The DC power harness connects the AC to DC front-end converter and Each fan pulls cool air from the front of the rack to the rear.




FIGURE 14-0005-1


Created by: Kimberly Simeone 9/16/98 ECO #: 98-116

Checked by: Double Mit

Released by: Tantothics

All information positioned in this document is configured and proprietary to COMWAVE and shall not be disc and proprietary to COMWAVE and shall not be disc without the parior written permission of COMWAV

SBM/HPB SERIES REAR VIEW



Created by: Kimberly Simeone 10/3/98

Chacked by: M. I

10/08/94

19% Kg

Refeased by:

sined in this document is confident

Document #: DOC23-0046

EV: A

and proprietary to COMWAVE and shall not be disclosed without the prior written permission of COMWAVE.



SUB-RACK THEORY OF OPERATION

housing up to 16 individual segments. provides an interface between the segments and the entire system. The sub-rack, figure 14-0006-1, is the unit that houses the power amplifier segments and The sub-rack consists of one or more It is capable of




FIGURE 14-0006-1

engaged.

arcing This is to ensure that there is no the segment into the sub-rack. the OFF position in order to plug rails, protective Lexan overlay, segment's front panel, must be in key-lock switch, located on the connects to the motherboard(s) the sub-rack on nylon slides and and miscellaneous sheet metal *motherboards, (35-080) guide via floating connectors. parts. Each segment slides into between connections

are fastened to the sub-rack to secure it and provide a reliable ground connection. Once the segment is slid into place, thumbscrews on the segment's front pane before the segment

are needed when more than eight segments are used. *Note that one motherboard is needed for up to eight segments, and two motherboards key-lock switch may now be turned to the ON position to apply power to the segment.

mounted on the back panel of the sub-rack and the back side of the power amplifier The interface for RF input and output is provided by floating OSP connectors which are


9/15/98 ECO #: 98-116 Created by: Kimberly Simeone

Checked by: Donald Wike



MOTHERBOARD TO SYSTEM INTERFACE:

Power, panel are provided to make the test easier to follow. discussed below. ground, and data interface between the motherboard(s) and the system are Note that numerical references to the diagram of the sub-rack rear



communication of control and diagnostics data to the motherboard(s). the motherboard(s) from the main system power supply. A ten-position single-row A DC to DC converter supplies the mother board(s) with one 10 V_{DC} connection⁽⁶⁾. A separate 48 V_{DC} and ground connection⁽⁴⁾ for each power amplifier segment is supplied to DIP switch⁽¹⁾ located on the motherboard(s) can be set to OPEN for communication, or header (3) affords data input from the driver and a six position RJ-11 connector (2) provides CLOSED for termination. A two position

MODULE TO MOTHERBOARD INTERFACE:

provided through a float-mounted, blind mating, receptacle on the segment and a blind-mating header⁽⁵⁾ on the motherboard(s). Power, ground, and data interface between the segment and the motherboard(s) is

VHF TO MICROWAVE DRAWER THEORY OF OPERATION (VHF/UHF BLOCK UPCONVERTER) OR (DRIVER)

the block diagram 66-321-01 for RF signal path. producing an output power of 24dBm per carrier when loaded with 31 channels. Refer to the driver will shutdown in the absence of input signal. The driver stage is capable of carrier, which is upconverted to an S-band frequency. To prevent transmission of noise The multicarrier driver receives a block of VHF/UHF signals typically at -15dBm/

amplifier stages. The signal is filtered to prevent out-of-band products from being block to microwave. The magnitude of the signal is then increased by the intermediate the signal level prior to predistortion. A high level mixer is applied to transition the signal amplified and transmitted The input signal being received is sent to a variable attenuator. The attenuator regulates

듅 amplifier array RF precorrector module uses this voltage to regulate the drive level needed by the power and reflected power measurement. The detected voltage represents the output power. The An external coupler provides an RF metering sample to an envelope detector for forward An RF precorrector reduces the intermodulation products, which occur at the output of power amplifiers. Overall power regulation is provided by a second feedback loop.

REFERENCES FRONT PANEL FEATURES, REFER TO DOCUMENT # DOC23-0038 FOR NUMBER

- METER: Provides a visual indication of transmitter status and performance of +11 V calibrated to display relative measurements. The seven position rotary selector switch switching controls meter function. power supply, forward power, reflected power, or AGC. The meter is
- 5 by the function switch. front panel meter monitoring. FUNCTION SWITCH: A seven position, user selectable, rotary switch that controls The following parameters are selectable for monitoring

RESET:	Transmitter in a state of interrupt.	
STANDBY:	Disables transmitting. Power remains applied to all circuits, except the microwave amplifier modules. Meter will read approximately 0 %.	nains applied to all uplifier modules.
METER OFF:	Transmitter is enabled. Metering disabled. Meter will read approximately 0%.	disabled. Meter will
+ 11 VPS:	Provides status of main switching power supply.	power supply.
ned by: Kimberly Simeone 9/28/98	Checked by: Dull Mid.	Released by: Paylo Grec 1960/98.

Document #: DOC14-0007

All information contained in this document is on and proprietary to COMWAVE and shall not be without the orior written permission of COMW

Meter reads 100 % indicating proper switching power supply voltage.

Provides status of incoming IF signal. Meter reads 100% indicating nominal signal level

AGC:

 $REFL\ PWR:$ Relative reflected power measurement. Readings of less than 10 % are typical.

FWD PWR: meter reading confirms correct output power Relative forward output power measurement. 100 %

ယ parameter that results in a controlled automatic transmitter shut down. GREEN during normal operation. parameters and internal diagnostics. LED's: Status monitoring LED's which provide visual indication of operating Absence of an LED indicates missing signal or The following status monitoring LED's illuminate

IN SIGNAL: Illuminates GREEN with presence of input signal.

INTERLOCK: gate bias. when all Microwave Amplifier Modules have -12 V are satisfied. Interlock Logic conditions are satisfied Illuminates GREEN when interlock logic conditions

TRANSMIT: Illuminates GREEN when in transmit mode

automatic transmitter shut down is a function of failure severity. Presence of a RED status tolerance condition with that circuit. LED with normal meter readings and/or normal transmitter operation indicates an out of When a failure is detected, the appropriate LED will illuminate The following status monitoring RED LED's remain OFF during normal operation. RED.

OSCILLATOR: LOCALTransmitter shut down occurs. Absence of the local oscillator reference signal

TEMPERATURE: down occurs. Allow transmitter to cool. Transmitter function switch to RESET. reset can be attempted by rotating the front panel Fahrenheit (+ 60 degrees Celsius). Transmitter shut Internal chassis temperature exceeds +140 degrees

LO AGC: occurs. The local oscillator loses level. Transmitter shut down

		IPA 1:
operates at reduced output power.	the intermediate power module. Transmitter usually	Indicates a failure or an out of tolerance condition with

IPA 2: operates at reduced output power. the intermediate power module. Transmitter usually Indicates a failure or an out of tolerance condition with

RF POWER: reduced output power. the driver module. Indicates a failure or an out of tolerance condition with Transmitter usually operates at

POWER SUPPLY: tolerance condition. Transmitter shut down occurs. A failure in the +11 volt power supply or an out of

FINAL: operates at reduced output power. the intermediate power module. Transmitter usually Indicates a failure or an out of tolerance condition with

4 OCS TP: A front panel mounted test point used to monitor the local oscillator

REFERENCES REAR PANEL FEATURES, REFER TO DOCUMENT # DOC23-0039 FOR NUMBER


- 12: Female 25 pin D-Sub connector for diagnostics monitoring
- 5 II: Female 9 pin D-Sub connector for system monitoring and control
- 3. **RF OUT:** RF output connector (Female N type).
- 4. 485 Board used for communication to Comview Network ACCESS HOLES: For phone jack connectors and a termination switch from the RS

INPUT CONNECTORS (FEMALE BNC'S):

- 'n the system. REFLECTED SAMPLE: Input from external coupler for measurement of VSWR in
- 6 power of the system. FORWARD SAMPLE: Input from external coupler for maintaining proper output
- .7 upconverter) VHF IN: Input signal from an external system (combining network or 뛰 ಕ THV
- œ FREQ REF: Input signal from an external frequency reference source
- 9. **POWER SWITCH:** Turn power on and off.




- 10. FUSE: Main line fuse location (7amperes).
- 11. AC INPUT: AC Line input power cord connector.
- 12. FAN: A rear mounted DC Fan provides switching power supply cooling.





VHF/UHF BLOCK UPCONVERTER (DRIVER) FRONT PANEL



Created by: Kimberly Simeone

9/24/98

Checked by Dall hh

10/08/98

Released by:

10/19/98


Document #: DOC23-0038

REV: A

All information contained in this document is confidential and proprietary to COMWAVE and shall not be disclosed without the prior written permission of COMWAVE.



VHF/UHF BLOCK UPCONVERTER (DRIVER) REAR PANEL



Created by: Kimberly Simeone

9/24/98

Checked by: Dall hole


10/08/98

Released by:

Document #: DOC23-0039

REV: A

All information contained in this document is confidential and proprietary to COMWAVE and shall not be disclosed without the prior written permission of COMWAVE.



SBM-SERIES DRIVER SPECIFICATIONS

Reference Input: (Other CCIR systems available)

Parameter	Specification	Notes/Test Conditions
Frequency	10MHz	
Impedance	75 ohms	
Level	$10 \text{ dBm} \pm 3 \text{ dB or} + 58 \text{ dBmV} \pm 3 \text{ dB}$	
Connector	F	

VHF/UHF Input: (Other CCIR systems available)

	BNC	Connector
Power measured per channel.	-18 dBm ± 3 dB or +30 dBmV ± 3 dB Power measured per channel.	Level
	75 ohms	Impedance
Other frequency options available upon request	222 to 408 MHz	Frequency Range
Notes/Test Conditions	Specification	Parameter

MMDS Output: (Other CCIR systems available)

Parameter	Sp	Specification	no	Notes/Test Conditions
Frequency Range	2.0 GHz to 2.7 GHz	$\widetilde{\mathrm{GHz}}$		Nominally 10% bandwidth over 2000-2700 MHz. Available bands: 2000-2200 MHz; 2200-2400; 2500-2700 MHz. Contact factory for other specialty bands.
Frequency	≤±1 dB		:	
Response				1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
Impedance	50 ohms			
C/N Carrier to	≥ -52 dBc			
Noise				
Level	SBM-250 SB	SBM-500	SBM-1000	· · · · · · · · · · · · · · · · · · ·
15 channels	2.5 dBm 5.5	5.5 dBm	8.5 dBm	
31 channels	-1 dBm 2 dBm	Bm	5 dBm	
				一直の対象を対象を表するとなっています。
Connector	N female			
Local Oscillator Front Panel	+ 9dBm ±2dB			
Sample				

Created by: Kimberly Simeone | Chec. | 12/14/98 | ECO #: 98-164

Checked by: Donald Wike 12/14/98

Released by: Andre Castro 12/21/98

*Specifications subject to change without nodes.

Document #: DOC19-0027
REV: B

All information contained in this downerse is confidential and proprietary to COMWAVE and shall not be disclosed written permassion of COMWAVE.

		Accuracy	Conversion	10KHz offset	Phase Noise @	Parameter	
	≤±1 Hz (Optional GPS)	<±3 Hz (Optional LORAN C)	≤±500 Hz		≤110 dBc/Hz	Specification	
¥ 1	Manual for Frequency Stability Specifications		Frequency Stability depends upon the			Notes/Test Conditions	

General

Parameter	Specification
Power Requirement	117/230 V _{AC} , 50/60 Hz (<200 VA)
Functional Operating	0°C to 50°C
Temperature	
Normal Operating	
Temperature Range	13°C to 33°C
Relative Humidity	95% non-condensing
Dimensions	6.97"H x 19.00"W x 22.50"D
	$17.70 \text{ cm H} \times 48.30 \text{ cm W} \times 57.20$
	cm D
Shipping Weight'	56 LB. (25.4 kg)

Notes:

1. Shipping weight includes transmitter and shipping material.



LOCAL OSCILLATOR MULTIPLIER

multiplied output at J2 and J3. The output frequency is 20 times the input at +7 dBm \pm 2 dB. The Local Oscillator Multiplier module receives an input signal at J1 and provides a frequency

sharp pulse rich in harmonics. The bandpass filter is tuned to select the 20th harmonic. conduct during a portion of the input cycle. The depletion layer of the junction is charged during this period. When the signal changes polarity, the diode is biased off and produces a Multiplier action is based upon the operation of step-recovery diode D1. The diode is biased to

is detected within the module providing a DC signal proportional to the output power for monitoring by diagnostics. The signal is then amplified and split to form the two outputs of the module. The LO signal



FIGURE 13-0060-1

LOCAL OSCILLATOR MULTIPLIER SPECIFICATIONS

Local Oscillator Multiplier Specifications
+10 ± 3 dB
95 MHz - 137.5 MHz
+9 ± 3 dB
1.9 GHz + 2.75 GHz
Power Level Detectors (@ 10K Ω load) .4 VDC @ + 6 dBm output level
50Ω
12 VDC @ 450 mA
DOCIMENT #: DOCIO 0030

REV: A

Created by: Kimberly Simeone 10/19/98

Checked by: Donald Wike 10/23/98

Released by: Paulo Correa 10/23/98

Document #: DOCI3-0060 REV: A

and proprietury to COMWAVE and shall say be display
without the inver written tremission of CC3AWAVE.



VCXO PLL

the Local Oscillator Multiplier (J1) which multiplies it by a factor of 20. input reference (J1). The VCXO output level at J3 is +7 dBm ± 2 dB. This signal is applied to transmitter output frequency. Crystal frequency stability is a function of the applied 10 MHZ frequency is determined by a VCXO crystal. Crystal frequency is dependent upon the desired Multiplier modules determine the microwave upconverter mixer input frequency. The initial The Voltage Controlled Crystal Oscillator (VCXO) Phase Locked Loop and Local Oscillator

miniature oscillator to the selected frequency. The VCXO circuit uses dividers that are programmed by The VCXO PLL board generates a DC control voltage proportional to the offset to return the

to achieve the desired 12.5 divides the frequency again second the VCXO frequency. derived through a sample of to the Phase Detector is to one input of a Phase This signal is then applied switches to achieve the 12.5 frequency reference. Should the VCXO in frequency, this dual The other input board mounted prescaler



FIGURE 13-0059-1

change is seen at the Phase Detector input and an error correction voltage is generated to pull the a step size of 250 KHz once multiplied to the microwave LO. VCXO back to the desired frequency. The step size of the module is 12.5 KHz, which results in

VCXO PLL SPECIFICATIONS

1/6/0/5/1	VCXO PLL Specifications
Frequency Reference Input	10 MHz
Frequency Reference Level	+5 dB ± 5 dB
Reference Input Impedance	75 Ω
Output Level	$+10 \text{ dB} \pm 3 \text{ dB}$
Output Frequency Range	95 MHz – 137.5 MHz
Output Impedance	50 Ω
Ø Lock Alarm TP1	Logic high indicates Ø Lock
Voltage Control TP2	Nominal 5.5 VDC
VCC	+12 VDC @ 300 mA

DOCUMENT #: DOC19-0031 REV: A

10/1/98

Document #: DOC13-0059

Created by: Kimberly Simeone

Checked by: Donald Wike Released by: Paulo Correa 10/23/98



BANDPASS FILTER

apertures, which set the bandwidth. A fifth section is coupled into the last section of the filter. This section forms a notch filter, which is not used in this application. variable length lines inside each cavity. probes. This filter consists of a four-section bandpass filter with variable input and output loading It is used to remove undesired signals following the LO. signals following the LO. Tuning elements are Coupling between each section consists of fixed




FIGURE 13-0051-1

BANDPASS FILTER SPECIFICATIONS

Bandwidth (1 dB)	20 MHz
Insertion Loss	$1 \mathrm{dB} \pm 0.5 \mathrm{dB}$
Tuning Range:	
	2.05 - 2.4 GHz
DOCI	DOCUMENT #: DOCIO 0022

REV: A

Created by: Kimberly Simeone 10/9/98

Shecked by:

hile 10

0-9/98

Relegged by: touch 10/19

AMPLIFIER WITH ALC

which can be set by means of an external switch. input and output. Distinct controls are available for both manual and automatic modes, maximum current. Access for the RF signal is made by means of J1 and J2 respectively blocks have a gain range from 5 to 14dB and are fed by a +12V power supply at .4A with a dynamic range of P1dB=+21dBm based on MMIC technology devices. The ALC modules for the local oscillator are broadband output level controlled modules

AMPLIFIER WITH ALC SPECIFICATIONS (04-305, 04-314)

RF SPECIFICATIONS (04-308-02/04-314-02)

_		-		_	_	
10tal Flatness (dB)		321 (dB)	ימנ) מ) (db)	S. (JD)	Parameter
0.5	,	5 to 14		-IS	1.5	Typical
l maximum		r		-12maximum	40	Limit
2.0 GHz to 2.7 GHz	7110 OTTE W 7.1 OTTE	20GH ₇ to 27GH ₇	The second of the	2.0 GHz to 2.7 GHz		Notes/Test Conditions

DC SPECIFICATIONS (04-305-02/04-314-02)

Power Supply Voltage (V)	Total current (mA)	Parameter
12	400 maximum	Specifications
	BRIGHTEN CONTROL OF CO	Notes/Test Conditions

Document #: DOC19-0028 REV: A



FIGURE 13-0057-1

VHF/UHF ALC MODULE

extends beyond the module. A sample of RF accessible from the module exterior other meter calibrations are adjustable within the User adjustments for calibrations of AUTO level control as well as MANUAL control is module. The ALC can be set to capture and maintain a signal ±4dB of the nominal input. to a signal detector, the other is the main path which forms the ALC section of the 60MHz to 422MHz. Once internal the VHF/UHF signal is split two ways, one path leads control and detection of the incoming signal. It accepts a range of frequency from The VHF/UHF ALC module performs two functions in the system, automatic level A selector switch dictates the mode of operation. The control loop for ALC

signal level is sampled at the transmitter's mid section. This sample is converted to a DC voltage in a detector circuit (which should not be confused with the level detector on board) and feedback to the ALC section of this module is via pin 5 of the harness. Once calibrated the module will provide for approximately 8dB of gain from input to output.




FIGURE 13-0066-1

changing it's output from a TTL logic level high to a logic level low. This DC indication exits the module through the harness on pin 6. front side of the module. If the level is to low the module indicates this condition by incoming signal level. This level is compared to a threshold set via an adjustment on the The on board detector is a feature which enables external diagnostic monitors to view the

VHF/UHF ALC MODULE SPECIFICATIONS

<i>ИНЖИН</i>	VHF/UFH ALC Module Specifications
Input Frequency Range	60 - 422 MHz
Input Attenuation Range	15dB
Nominal Gain	8 dB
ALC Capture Range	±4 dB
Input Level Detection	Signal presence is indicated by TTL logic high
Input/Output Impedance	75 Ω
200	DOCHMENT # DOCH COLD

DOCUMENT #: DOC19-0032 REV: A

Created by: Don Wike 10/9/98

Checked by:

L 10/23/98

Released by:

mic 10/43/98

MIXER

connector labeled "I". The heterodyned product exits the module through the port labeled "R". the SMA connector labeled "L" on the module top cover and an IF input via an SMA This module consists of a balanced mixer being driven from the LO injection input via

SPECIFICATIONS

10-3000	10 2000	رار - ال		FO.17	10/91	FREQUENCY MHZ
10-1000 6.83 .09 10 12				I.	Ħ	Y MHZ
6.83				MID-BAND		CON
.09				SAND	,	ERSI
10						ONLO
12			RANGE	IOIAL	١	CONVERSION LOSS dB
27				٦	•	<u>-</u>
20		1				RF ISC
27 20 25 18 23 16 27 20		1		3		LO-RF ISOLATION, dB
18		1			ļ)X, dB
23				⊂		-
16						
27				Ľ	1	I H-OT
20					3	S
25				Z) A
18					1011,	2
23			(=	ć	+
16						

FIGURE 13-0065-1



FRONT VIEW



FIGURE 13-0065-2

Created by: Kimberly Simeone 10/9/98

Checked by: 8.

and hide

Released by:

WANTE CALLE 10/19/78

WHORE SOMETIMES IN THE SOCIETY IN COMMINION AND THE STREET THE STR

BANDPASS FILTER

of fixed apertures, which set the bandwidth. probes. It is used to remove out-of-band mixing products following the mixer. Tuning elements are variable length lines inside each cavity. Coupling between each section consists This filter consists of a multi-section bandpass filter with fixed input and output loading




FIGURE 13-0050-1

BANDPASS FILTER SPECIFICATIONS

Sp	ecification***
Bandwidth (1 dB)	200 MHz/118 MHz
Insertion Loss	$1 dB \pm 0.5 dB$
Tuning Range:	
MMDS/ITFS	2.5 – 2.7 GHz/2.582 – 2.7 GHz

DOCUMENT #: DOCI9-0021 REV: A

***NOTE: Other frequencies are available.

Created by: Kimberly Simeone 9/24/98 Checked by: Sand And

Released by: Touls truce 9 12998

INTERMEDIATE POWER AMPLIFIER

means of J1 and J2 respectively input and output. internal configuration of one device driving four, these blocks have a typical gain of 20dB and are fed by a +7V power supply at .75A. Access for the RF signals is made by The intermediate power amplifier modules are amplifiers with a low noise figure (5dB) high dynamic range (P1dB=+28dBm) based on MMIC technology devices. With an

INTERMEDIATE POWER AMPLIFIER SPECIFICATIONS (04-306-02 & 04-313-02)

RF SPECIFICATIONS

I otal Flatness (dB)	(m)	S (AB)	321 (db)	מ (שה)	Parameter
0.5	оды		20		Typical
0.75	odB minimum		19.5 minimum		Limit
2.00 GHz to 2.75 GHz	2.00 GHz to 2.75 GHz	2110 CIE W 2.15 OIL	200 GH7 to 275 GH2	College and a second second	Note / For Cardinance

DC SPECIFICATIONS

DC Current (A)	Power supply (V)		Parameter	
0.76 maximum	7 ± 0.5		Specifications	
		Confidence of the same	Notes/Test Conditions	

DOCUMENT #: DOC19-0023
REV: A




FIGURE 13-0052-1

	9/1/98	Created by: Andre Castro
-		
	10/20/98	3
	6,	Released by: Pauler Court

Document #: DOC13-0052

without the tortor written permission of COMWAVE, and proposed with proposed to COMWAVE and shall not be disclosed without the confidential.

ENVELOPE DETECTOR

The envelope detector is a single input module that receives a forward power sample from a -10 dB coupler connected between IPA1 and RF precorrector. The forward sample is applied to voltage is sent to the motherboard for peak detection and/ or feedback control for the front end SMA J1. The circuit detects the RF sample converting it into representative DC voltage. This ALC system.




FIGURE 13-0023-1

Created by: Kimberly Simeone 10/1/98

Checked by:

d ides AR

Released by:



BROADBAND PRECORRECTOR

the IF type because it avoids the bandwidth limitations imposed by the band/channel variation. An RF frequency range based processor improves its overall performance over solid state power amplifier. The ALC maintains 100% output power over a ±2dB input Linearity correction circuitry precorrects mainly for third order products developed in the The precorrector module contains correction circuitry and an automatic level control.

signal goes through the broadband attenuator that performs the ALC combined and amplified to recover the losses of their processing. goes through the circuitry that generates the desired distortion. signal is amplified and split in two ways. One goes through a linear path while the other from the one present at the output of the system. A RF input signal about 0dBm. This Correction made is applied to J1, by means of subtraction of a pre-generated distortion Finally, the resulting Both signals are

second one to set the system into ALC or Manual mode (2). accessible The module has two switches, one for turning on/off the pre-correction from Five internal controls are (1) and the

and the fifth control power in ALC mode signals, fourth (6) is output distortion superposing third internal adjustment, amplitude, distortion control (3) for premodule. adjust (5) for First is the distortion module S output second sıgnal preand for the




FIGURE 13-0062-1

the module through connector P1 (8). voltage, proportional to the output power, and a sample of the ALC voltage transit in/out (7) is to adjust output power in Manual mode. The 12V power-supply, the detected

FOR AGILE SYSTEMS ONLY:

distortion calibration software and the 34-015 board. In that case, up to 31 different sets the above paragraph can be set externally with the help of a personal computer, the preconfiguration of the jumpers (9) inside the module. option is only available for agile transmitters The first four controls mentioned in and requires changes



of pre-correction can be set and stored into the 34-015 board. All voltages that control pre-correction externally reach the module through connector P2 (10). Refer to figures 13-0062-1 and figure 13-0062-2 for numerical references.




FIGURE 13-0062-2

RF SPECIFICATIONS (04-299-02)

I otal Flatness (dB)	7 1 F1 (17)	S ₂₁ Range (dB)	S ₁₁ (dB)		S_{21} (dB)	Parameter
<u> + </u>	12/12/02	-3<8<7	7dB		ω	Typical
2.0GHz TO 2.8GHz	ZHD8.7 OT ZHD0.7	JOCII- TO A SCII	2.0GHz TO 2.8GHz	-1.0 CTTC	2.0GHz TO 2.8GHz	Notes/Test Conditions

DC SPECIFICATIONS (04-299-02)

		DC Current (A)	Power Supply (V)	Parameter
Document #: DOCTOLOOK		.700	12 ± 0.5	Specifications
	distortion	S21 = 2dB; Maximum pre-	_	Notes/Test Conditions

оситем #: DOC19-0026 в FV: Л

INTERMEDIATE POWER AMPLIFIER

and J2 respectively input and output, while J3 is an output for RF sample 10dB below. configuration of two devices in parallel, this block has a typical gain of 10dB and is fed by a +10.5V power supply at 1.44A. Access for the RF signals is made by means of J1 range (P1dB=+22dBm) The intermediate power amplifier module is a broadband amplifier with high dynamic based on GaAs technology devices. With an internal

INTERMEDIATE POWER AMPLIFIER SPECIFICATIONS (04-308-02)

RF SPECIFICATIONS

I otal Flatness (dB)		S ₂₁ (a.b.)		311 (ab)	ני (שבי)	Parameter
0.3	1 4	.		-1'/		Typical
0.5	J. W. IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	9 5 minimum		-15 maximum		Limit
2.0 GHz to 2.7 GHz	2.0 OHZ to 2.7 OHZ	2 0 CH2 to 2 7 CH_	OTTE 10 4.1 OTTE	2.0 GH ₇ to 2.7 GH ₇	The second secon	Notes/Test Canditions

DC SPECIFICATIONS

$VD_1, VD_2(V)$	1, 112 (I	Parameter
10.5	1440	Specifications
		Notes/Test Conditions

DOCUMENT #: DOCI9-0024 REV: A




FIGURE 13-0053-1

212170	9/1/08	Created by: Andre Castro
	_	
10/20/98	Time of	Checked by: S
		Released by
10/20/98	mount	

MOTHERBOARD

power supply fuse, and three +11 volt power supply fuses. of the interconnections among other circuit boards and modules. The board contains digital applications. Located on the underside of the transmitter, it provides the majority linear power supplies, current sampling resistors, metering adjustments, one +12 volt The Mother Board performs a variety of functions allowing operation for both analog and

as a digital transmitter. The following will help in choosing the proper settings upgrading to/from digital transmission. In the case of Common Amplification, configure in accordance to the system architecture. Changing these jumpers is only necessary if Jumper configurations: The motherboard is factory set with all jumpers positioned

Note: If a two position jumper is to be opened, attach the plastic jumper cap to one of the pins so you will not lose it.

of digital completes the logic path for the IF Detector module. analog applications providing the signal path for the power detector, and in the case Jumper JK1: (3-pin jumper) Allows for operation with an Aural Final amplifier in

2 & 3	1 & 2	Setting
IF Detector	Aural Final	Description

module, or +12 volt power to the IF Equalizer for use in a digital transmitter. Jumper JK2: (3-pin jumper) This jumper provides +11 volt power to the aural driver

2 & 3	1 & 2	Setting
Dig, IF. EQ.	Aural Driver	Description

Jumper JK3: (2-pin jumper) Remains shorted in analog and digital applications. voltage of the receiver to be monitored. However, in a digital repeater system removing the jumper allows for the AGC Settings Description

Created by: Kimberly Simeone		shorted Open
Checked by:		Analog & Digital TX. Digital Repeater
Released		TX.



Jumper JK4: (3-pin jumper) This high current jumper provides +11 volt power to the digital operation. Aural final in analog applications and +12 volt power to the IF Detector module in

2 & 3	1 & 2	Settings
IF Det. Pwr.	Aur. Final Pwr	Description

modules plug directly into this board for DC supply and monitoring. interconnection diagram for guidance. The Synthesizer, IF Processor, and amplifier Interconnections: card assemblies Power and logic signals are routed to/from various module or via the motherboard and main harness. Consult the

amplifiers, comparitors, gating circuits, and other modules. Linear Power Supplies: printed circuit board. These DC power supplies provide power to operational -12, + 12, and +5 volt linear power supplies are located on

on the board, while monitoring TP1. Short circuit protection is provided internal to The negative 12 volt circuit consists of a center tapped full wave rectifier, filtering capacitors, and an adjustable regulator. The voltage can be calibrated adjusting VR5 the regulator.

supply will read approximately -15 vdc. When rotated from standby a small time delay will occur before returning to - 12 volts. off during transmitter turn on. While in a standby or reset condition the negative Note: This adjustment should only be done in operation mode, due to FET gate pinch

- voltage test point (TP2) is provided for monitoring. regulator. A fuse (F4) is provided on the motherboard for short circuit protection. A transistor, when conducting, provides a parallel path for added current to the 1.5 amp. capacitors, fixed 12 volt regulator and a current boost transistor. The current boost The positive 12 volt circuit consists of a center tapped full wave rectifier, filtering
- voltage test point (TP3) is provided for monitoring. fixed 5 volt regulator. Short circuit protection is provided internal to the regulator. A The positive 5 volt circuit consists of a full wave rectifier, filtering capacitor, and a

diagnostics board for processing. voltage drops proportional to the supplied drain current. Samples are routed to the Power is distributed through series current sample resistors. These resistors develop 3, 4, & 5 to distribute power to the driver, prefinal, and final A/B amplifier modules. Sampling Resistors: The +11 volt switching power supply connects to screw terminals

responsible for stripping off the carrier signal. Serving as an average detector, it receives Envelope Detector: Integrated onto the motherboard, the envelope detector is



proportional DC voltage composed of a DC level and an AC component. samples of both forward and reflected RF power; then, it converts this energy ರ

amplifier A. F2 (25 Amperes) provides power to final amplifier B and F3 (25 Amperes) to final the switching power supply. F1 (15 Amperes) provides power to the driver and prefinal. +11 Volt Power Supply Fusing: The motherboard contains three fuses that protect

removed. Consult the Calibration section of the manual for detailed procedure. Metering Calibration: The front panel analog meter or LCD display is calibrated by trim potentiometers located on the motherboard. These adjustments calibrate the +11 Forward (VR4). These potentiometers are accessible when the transmitter's cover is V_{DC} switching power supply (VR1), Aural (VR2) when applicable, Reflected (VR3), and



MICROCONTROLLER INTERFACE BOARD

with network communications capabilities required to support the ComView monitoring interface function. It, along with the GCB-11, provides full diagnostics and control, along The optional Microcontroller interface board is a second generation diagnostic and control

is sent to the Microcontroller for processing). multiplexers receive addressing information from the Microcontroller through a hex level converted voltage samples from amplifier modules, amplifying them by appropriate factors translator. The multiplexed output is further scaled (reduced by a voltage divider network and for common working levels. Scaled outputs are sent to 16 channel analog multiplexers. The Microcontroller unit (MCU, GCB11) for processing. The scaling amplifiers receive current various input signals, scales these inputs, and forwards them over a multiplex buss to the addressing, and interlock, transmit functions through octal latches. The Microcontroller Interface Board controls the front panel LED or LCD display, MUX The MCU receives

The following chart cross references the signal, scaling amp, and multiplex output.


INDIT SIGNAL	COLUMN THE	THE PART OF THE PERSON AND A PART OF THE PERSON AND
Final A (Q2, 6, 7)	UID	MIXBUSI II
Final A $(Q1, 3, 4, 5)$	U2A	MUXBUSI 12
Final B (Q2, 6, 7)	U3A	MUXBUSI 14
Final B $(Q1, 3, 4, 5)$	U3C	MUXBUSI 13
Driver #1 (Q2, 3)	U2C	MUXBUSI 08
Driver #2 (Q4, 5)	U2D	MUXBUSI 07
Mixer (Q1)	U2B	MUXBUSI 09
PreFinal (Q2)	U3D	MUXBUS2 03
LO Locked	UIA	MUXBUS1 05
ALCIN	UIB	MUXBUSI 10
+12 Vpc	UIC	MUXBUS2 04
-IZ V _{DC}	U3B	MUXBUS2 08
+II V _{DC}	U4B	MUXBUS2 02
I hermal	USD	MUXBUS2 01
IN SIGNAL	U5C	MUXBUS2 00
PS INTERLOCK	U17A	MUXBUSI 06
Gate 1	U17B	MUXBUS2 09
Gate 2	U17C	MUXBUS2 10
Uate 3	U17D	MUXBUS2 11
Uate 4	U18A	MUXBUS2 12
Gate 5	U18B	MUXBUS2 13
Forward Power	U18C	MUXBUS2 07
N/A	U18D	MUXBUS2 06
KEFL Power	U19A	MUXBUS2 05

	_
Document #: DOC13-0056	Created by: Kimberly Simeone 9/30/98
1	Checked by:
All information	10/08/92
contained in this documents	Released by:
u is confidential	10/19/98

without the prior written permission of COMWAVE.



VHF/UHF TO uW UPCONVERTER FIRMWARE FLOWCHART



REV: A



CHASSIS MONITORING AND CONTROL FUNCTIONS

sample values against fixed limits. The results of these tests are used to update the chassis front panel LED diagnostics. this chassis. The firmware determines the pass/fail status of each parameter by testing the Refer to the document following this for a table with a list of the parameters monitored in hardware to collect samples of various chassis parameters, such as voltages and currents. begins execution after a RESET or power-up. The firmware instructs the MCU board monitoring and control functions in the chassis. The microcontroller board firmware The microcontroller (MCU) board and its operating program (firmware) handle internal

the control action caused by failures of these parameters. state of the chassis. For example, failure of one of these critical parameters may cause the chassis to disable RF power output. See the above-mentioned table for a description on The firmware uses the pass/fail state of some critical parameters to determine the control

Detailed Status screen names, current values, and other relevant information are displayed on ComView's in the above-mentioned table, over the network interface to ComView. The parameter ComView Status Query message by sending the current values of the parameters, listed board and firmware and are processed by the firmware. The firmware responds to a internal harnesses; see document # DOC13-0009 in section 4 of this manual, for more the ComView RS485 network through the RS485 board at the rear panel and chassis manual, for interconnections. The chassis and its internal MCU board are interfaced to centralized monitoring and control; see document # DOC30-0005 in section 4 of this information on the RS485 board. Messages sent by ComView are received by the MCU The chassis may be interfaced to a ComView master control station (MCS), allowing

is generating no RF power. STANDBY control state, and ComView will indicate that the chassis is in STANDBY and sets the front panel control switch to the STANDBY position, the chassis will go to the control state and the time that the last change in state occurred. For example, if the user indicated in the status information provided to ComView. ComView displays the current RF power output to be disabled. Furthermore, a change in the chassis control state is appropriate control action is taken by the firmware and MCU board. For example, if MCU board to change the control state of the chassis to STANDBY. This will cause the ComView control commands are received and processed by the firmware, and the Com View sends the STANDBY command to the chassis, the firmware will instruct the

For a more detailed discussion of ComView system functions and features, refer to the ComView User's Guide, document #97-01030, which can be obtained from Comwave

Created by: Kimberly Simeone 10/23/98

Shecked by:

1239 (and P. Ungarans



LIST AND DESCRIPTION OF PARAMETERS MONITORED IN VHF/UHF TO MICROWAVE UPCONVERTER CHASSIS

Parameter Name	Test Type	Description	Priority (high: FAIL causes SHDN)	Latching in MCU (Cleared by STBY or RESET)	Latches the Fault Alarm Relay
Transmit Status	PASS (in TRANSMIT state) if value is logic 1	Indicates the current state of the chassis. A zero indicates that this chassis is not outputting RF power, either because the chassis is in STANDBY or there are failures.	SHD1Y	SIDI OF RESELY	Ketay
Standby Switch Status	ON AIR if above low limit STANDBY if below low limit	Indicates control state from Front panel standby switch. A zero value indicates a shutdown command from this source. When chassis is in STANDBY, no RF power is output.			
Reflected Fault (shdn)	PASS (no refl fault) if value is logic 1	Failure of this logic parameter indicates high reflected power in this chassis. Failure causes shutdown of this chassis (see Reflected Power). This parameter is latching and may be cleared by cycling the equipment in and out of STANDBY or RESET.	High priority	Yes	Yes
VHF Detect	PASS if above low limit	Failure indicates loss of VHF input, resulting in shutdown of this chassis.	High priority		
LO Lock	PASS if above low limit	Failure indicates loss of LO phase lock, resulting in shutdown of this chassis.	High priority		
LO AGC	PASS if above low limit	Failure indicates that the LO signal is outside of its AGC range (level too low), resulting in shutdown of this chassis.	High priority		
AGC Signal	PASS if value is between low limit and high limit	Measurement of the VHF AGC level. Reading outside of limits will not result in shutdown of this chassis.	Medium priority		
ALC Signal	PASS if value is between low limit and high limit	Measurement of the RF output ALC level. Reading outside of limits will not result in shutdown of this chassis.	Medium priority		Yes

Created by: Kimberly Simeone 10/23/98 Cheoked by:

Cheoked by:

Cheoked by:

Cheoked by:

Cheoked by:

Cheoked by:

Carl P. Ungvarsky 1998

Document #: DOC24-0010

REV: A

All information contained in this document is confidential and proprietary to COMWAVE and shall not be disclosed without the prior written permission of COMWAVE.



Parameter Name	Test Type	Description	Priority (high: FAIL causes SHDN)	Latching in MCU (Cleared by STBY or RESET)	Latches the Fault Alarm Relay
RF Power	PASS if value is between low limit and high limit	Value above or below limits indicates forward output power above or below 100% power. Value of approx. 1.4 indicates 100% power. Reading outside of limits will not result in shutdown of this chassis.	Medium priority		Romy
Fault Alarm Relay	PASS if value is logic 0	If one or more of a selected group of parameters fails (see Latches the Fault Alarm Relay column), a hardware relay in this chassis will be actuated. The actuated state is controlled and latched by the MCU. For example, if Reflected Power fails, the chassis will shut down and the Reflected Power condition will not continue; however, the Fault Alarm Relay parameter will indicate FAIL since the relay is latched. Failure will not result in shutdown of this chassis.	Medium priority	Yes	
Thermal	PASS if above low limit	If chassis internal thermostat becomes excessively hot, value will rise above 2.5V (failure). Failure causes shutdown of this chassis.	High priority		
Remote A Remote B	If either value is logic 0, equipment will go into STANDBY state	Indicates state of control inputs from the switching control drawer. A zero value indicates a STANDBY command from this source.			
Interlock Status	PASS if value is logic 1	Logical ANDing of the states of the gate interlocks and PS Interlock (see below). Failure causes shutdown of this chassis.	High priority		-



Parameter Name	Test Type	Description	Priority (high: FAIL causes SHDN)	Latching in MCU (Cleared by STBY or RESET)	Latches the Fault Alarm Relay
Gate Interlock 1 Gate Interlock 2 Gate Interlock 3 Gate Interlock 4 Gate Interlock 5		Measurements of the negative voltage fed back by an internal module to the chassis diagnostics. Failure of a parameter indicates short circuit, open circuit, of fault condition in chassis internal interlock harnessing.	High priority	DIDI (I RESELI)	Newy
		These parameters may indicate WARNING during stablization of the chassis after turn-on.			
		Failure causes shutdown of this chassis.			
PS Interlock	PASS if value is between low limit and high limit	Failure of this parameter indicates chassis internal switching power supply voltage is above or below safe limits. Failure causes shutdown of this chassis.	High priority		
Negative12V PS Positive11V PS Positive12V PS	PASS if value is between low limit and high limit	Measurements of output voltages of power supplies. Readings outside of limits will not result in shutdown of this chassis.	Low priority		
IP1 IP2 Final Current	PASS if value is between low limit and high limit	Measurements of amplifier currents. Readings outside of limits will not result in shutdown of this chassis.	Low priority		Yes
Fwd Output Power	PASS if value is between low limit and high limit	Indicates overall system power (forward) output. Reading outside of limits will not result in shutdown of this chassis.	High priority		
Reflected Output Power	PASS if below high limit	Indicates system reflected power. Typical value should be close to 0V. Failure occurs when value rises above 0.632V, resulting in shutdown of this chassis. Following a shutdown due to high reflected power, the Reflected Fault (shdn) parameter will indicate failure.	High priority		Yes

SIGNAL DISTRIBUTION BOARD

conditions all LED's illuminate. control transmit operation. The board contains 3 LED's and a switch. Under normal operating The signal distribution board receives and distributes various interlock and turn on signals that

DS2 green: DS3 yellow: DS4 red:

Video input signal is present. Power supply enable present. Interlock conditions present.




FIGURE 13-0064-1

Switch SW1 is a video bypass enable switch. It provides +5 VDC to bias Q1 on thereby enabling DS2. The normal position for this switch is OFF. When the switch is OFF, an external input video presence signal must be supplied to turn the transmitter ON. This signal typically originates from a video presence board contained inside the modulator. When this switch is positioned ON, this places the transmitter into BYPASS mode or in a constant ON condition. This enables the transmitter to continue transmitting even though there is no video signal present.

The following chart cross-references these input/output signals:

	S STOLATIONS W	Storials inding andre again	di signals.
SIGNAL	INPUT	OUTPUT	ORIGIN/DESTINATION
PS Enable		X	Switching Power Supply
Thermal	×		Thermal Relay
Remote A	×		External Connector J1-2
PS Interlock	×		Motherboard P4-10
Remote A		X	Motherboard P4-15
IN-Signal		X	Motherboard P4-14
Interlock	×		Motherboard P4-12
IX-ON	X		Motherboard P4-11
Stand-by	×	×	Motherboard P4-2
I hermal		×	Motherboard P4-13
+5 VDC	×		Motherboard P4-5
	×		Motherboard P4-9
Gate 4	×		Motherboard P4-8
	×		Motherboard P4-7
Gate 2	×		Motherboard P4-6
Cate I	×		Motherboard P4-4
Kemote B	×		Motherboard P4-3
Video Presence	×		External Connector J1-1

FIGURE 13-0064-2


10/9/98	Created by: Kimberly Simeone	
10/20/98	Cheeked by: Donald Wike	
10/20/98	Released by: Paulo Correa	

RS-485 COMMUNICATIONS BOARD

individual units. common computer/master control station. drawer's microcontroller unit (MCU) to a communications bus for status monitoring with a An RS-485 communications board is mounted to the inside rear of the chassis. It interfaces each The system is capable of monitoring up to 32

shielded pair cable which daisy-chain links (parallels) drawers to a common computer for complete system status monitoring. communications bus, and a computer monitoring system. The bus consists of a double twisted telephone type receptacles (RJ11). It functions as the interface between the drawer's MCU, the The board has a 5 pin input connector with connections to two rear panel mounted 6 pin

action terminates the communications bus at the last RS-485 communications board of the daisy status monitoring computer system is used, all RS-485 communications boards ordinarily have DOC30-0005. link chain establishing proper bus impedance. board in the daisy chain series. The last board normally has the switch set to "TERM". this switch set to the "OUT" position with the exception of the last RS-485 communications accessible on the RS-485 communications board located on the rear of the sub-rack. When a A board mounted mini DPDT DIP switch labeled as NETWORK END TERMINATION is The interconnection is shown in Document #






FIGURE 13-0009-1

FRONT

33-304 BOARD

BACK

FIGURE 13-0009-2


Created by: Kimberly Simeone 9/15/98 ECO #: 98-116

Checked by:5 u/w/x

Released by:

All information consumed in and proprietary to COMWA without the prior written p

COMVIEW STATUS MONITORING INTERCONNECTIONS



Document #: DOC30-0005

REV: A

Ò

9/4/98




POWER AMPLIFIER SEGMENT THEORY OF OPERATION

POWER AMPLIFIER SEGMENT GENERAL DESCRIPTION:

flexibility to tailor the system to higher output power levels and can be easily upgraded. replacement. Mechanically, the power amplifier segments have a plug-in architecture that allows hot broadband booster series use the latest technology in power FET's. The transistors The power amplifier segments of the high power single channel transmitter series or In addition to hot replacement, the architecture of the amplifier enables output power, as well as more linearity and higher

board, supervises and controls the power amplifier segment in each of its functions. The DC to DC converter reduces 48 V_{DC} front-end power supply input to the nominal and interfaces the control board to a computer by means of a serial RS-232 port⁽⁴⁾ amplifier voltage of 10.5 V. The front panel displays the status of the amplifier segment The power amplifier segment consists of a microwave amplifier⁽²⁾, control board⁽¹⁾, DC to DC converter⁽³⁾, and a front panel. A microcontroller system, located on the control , and a front panel. A microcontroller system, located on the control



POWER AMPLIFIER SEGMENT OPERATION

of the FET's and turns the DC to DC converter on. It also adjusts the transistor's current power supply will start up the control board, which applies a negative voltage to the gates position. After plugging the amplifier segment into the sub-rack and tightening the front place. When pushing-in or pulling-out the Segment, turn the key lock switch to the OFF panel thumbscrews, turn the key-lock switch to the ON position. The $10~V_{DC}$ secondary The amplifier segment is equipped with a key lock switch on the front panel to retain it in

9/15/98 ECO #: 98-116	Created by: Kimberly Simeone	
9/18/98	Checked by: Donald Wike	
10/20/98	Released by: Paulo Correa	



amplifier segments during hot replacement is negligible. and releases the input signal to the microwave amplifier. The airflow passes through the heatsink from the front to the rear of the sub-rack. The airflow loss to the other power


POWER AMPLIFIER SEGMENT SPECIFICATIONS

Parameter	Specification
Primary DC Voltage	48 V
Primary DC Current	4.9 A
Secondary DC Voltage	10±0.5 V
Secondary DC Current	0.4 A
Communication Port	RS-232 and RS-485
Input Power	Digital 12.0 dBm
	Analog 17.5 dBm (@, P1 dB)
Output Power	Digital 41.5 dBm
	Analog 47.0 dBm (P1 dB)
Dimensions	\equiv
	5.3 cm H x 26.1 cm W x 43.4 cm D
Weight	9 lbs (4 Kg)
DOC:	DOCUMENT #: DOCI9-0014

CUMENT #: DOC19-0014 REV: C



POWER AMPLIFIER SEGMENT BLOCK DIAGRAM



ECO #: 98-116


Checked by: Donald Wike

9/18/98

Released by: Paulo Conec 10/19/98

Document #: DOC15-0013

REV: C





POWER AMPLIFIER BOARD

POWER AMPLIFIER BOARD GENERAL DESCRIPTION

the amplifier. signal. The signal then passes through a pin diode attenuator that sets the overall gain of parameters and check for proper amplifier operation without the influence of an RF switch for hot stand by operation. This feature allows the control board to set up all DC output 1-dB compression of 47 dBm. The input signal passes through a microwave The power amplifier board has a high gain architecture, providing 29.5 dB gain and an

amplifier is placed in a faulted state if the temperature exceeds a limit set by the MCU. measures the operating temperature of the amplifier that is monitored by the MCU. The directional coupler provides a sample signal proportional to the forward and reflected power. This measurement ensures that the amplifier delivers the correct power. An IC VSWR (Voltage Standing Wave Ratio) is provided by the 3 dB combining system. The the proper output power with minimum distortion and high efficiency. A low output frequency response to the amplifier. The second and third stages of amplification provide In the first stage, a 3-dB hybrid provides a reliable load to the driver and a flat broadband

POWER AMPLIFIER BOARD OPERATION

"STANDBY" and into the through path. attenuator to the correct amplifier gain, and removes the microwave switch out of current sensor, located on the power supply, provides the current samples to the control board to check for proper operation of the transistors. The control board sets the variable microwave switch in the hot stand-by mode and adjusts the current of each FET. The The control board acknowledges the input signal presence from the driver. It places the

status of the amplifier. measurements provide the microcontroller with the information needed to verify the output directional coupler measures the forward and reflected power. These protect the amplifier against high temperature or from failure of the cooling system. The proportional to the heatsink temperature. The microcontroller will sense this voltage and catastrophic failure. The temperature sensor supplies the control board with a voltage channel without retuning. An IC on the amplifier board protects the FET's from broadband frequency response. This feature allows the amplifier to be used for any The microwave circuit amplifies the input signal with high linearity performance and

Created by: Kimberly Simeone 9/15/98 ECO #: 98-116

Checked by: Donald Wike 9/18/98

Taulo true 10/19/9




POWER AMPLIFIER BOARD SPECIFICATIONS

1: 1.5	Output VSWR
1: 1.6	mput vswk
±.5 dB	Insuit VICUID
4/ dBm	Flatness (RW 200 MUz)
47 17	Output Power
79 5 AB	RF Gain
19.8 A	Input DC Current
V 5.01	Input DC Voltage
Specification	Parameter

DOCUMENT #: DOC19-0015
REV: C



POWER AMPLIFIER BOARD BLOCK DIAGRAM



Created by: Kimberly Simeone 9/15/98

ECO #: 98-116

Checked by: Doubl On h

10/08/98

Released by:

Paulo Corrie 10/19/98

Document #: DOC15-0014

REV. B



300 WATT POWER SUPPLY BOARD

300 WATT POWER SUPPLY GENERAL DESCRIPTION

monitoring, standby switching, over-voltage protection, and current sensing. functions of the power supply board are interfaced with the control board. The power supply board consists of two DC/DC converters, input and output voltage

voltage detector, a crowbar, and the fusing. The standby switching uses a high efficiency The power supply reduces the high voltage, low current front-end power supply input to the nominal output voltage of 10.5 volts. The DC/DC converters are high power density, high efficiency, switching power supplies. The over voltage protection consists of a

300 WATT POWER SUPPLY GENERAL OPERATION

accurate current sharing between the master and the slave. which provides the total current for the RF amplifier. This configuration allows for and turns the FET switch on. The DC/DC converter has a master/slave configuration, After engaging the power amplifier segment, the control board checks the input voltage

open. When this occurs the control board will disable the standby switch and the DC/DC the nominal value to a preset value, the crowbar will be activated and cause the fuse to These lines are monitored by the control board and used for the current control loop. The control board will then detect the output voltage. The power supply distributes eight lines of power with current sensing. If the output voltage rises above

300 WATT POWER SUPPLY BOARD SPECIFICATIONS

Parameter	
Primary Input Voltage	48 Volts DC Nominal
Primary Input Voltage Range	36 to 76 Volts DC
Primary Input Current	7.5 Amps DC @ 48 Volts DC
Primary Input Current Range	10.0 to 4.7 Amps DC
Secondary Input Voltage	9 Volts DC
Secondary Input Current	10 Milliamps DC
Output Power	300 Watts maximum
Output Current Limit	105 to 135% of Max. rated power
Efficiency	83 to 88%

Document #: DOC19-0017
REV: C


9/15/98 ECO #: 98-116 Created by: Kimberly Simeone

Checked by: Donald Wike 9/18/98

Released by: 10/19



POWER SUPPLY BLOCK DIAGRAM



Created by: Kimberly Simeone 9/15/98 ECO #: 98-116

Checked by: Donald Wike

9/18/98

Released by: Paulo Gues 10/19/98

Document #: DOC15-0016

REV: C



CONTROL BOARD

and D/A converters, supply voltage regulation, and two serial data interfaces. control functions. The control board circuitry includes analog signal conditioning, A/D microcontroller unit (MCU) with on-board memory to perform the monitoring and board located within a section of the segment housing. The control board utilizes an 8-bit Monitoring and control of the power amplifier segment is accomplished through a control

output of the op-amp gain stages to protect the MCU A/D converter inputs. They are protected from voltages more negative than -0.4 V_{DC} by Schottky diodes at the are voltage-limited to 5.1 V_{DC} by means of Zener diodes at the input to the control board its input voltage, followed by a second unity gain buffering stage. Each of these inputs gain stages. Following the V_{DD} buffer stage, a resistor divider network scales V_{DD} to 1/4while temperature, drain supply voltage (V_{DD}) and high voltage DC are buffered by unity and reflected power inputs are amplified by op-amps with a gain of approximately 3, and high voltage DC are received from the power supply connector J2. Forward power received from the RF power amp connector J1. Analog inputs drain supply voltage (VDD) amplifier segment. Analog inputs - forward power, reflected power, and temperature are Monitoring operations involve collecting analog signals and logic data from the power

monitored signals as selected by the MCU. $0.4~V_{DC}$ by Schottky diodes. The resulting signal is connected to input AN0/IDSMON on the MCU A/D converter. This signal varies through time with each of the eight dropped across the series monitoring resistors. These outputs are protected from voltage excursion greater than 5.1 V_{DC} by Zener diodes, and from excursion more negative than amp/gain op-amp stage. The resulting outputs are 10 times greater than the voltages channel analog multiplexer (MUX) IC, and in turn compared to VDD by a differential voltages. Each signal is selected by the MCU and related CPLD logic through an 8supply board. The control board from the power supply connector J2 receives these eight the voltages dropped across series resistors in the drain supply circuits on the power section of the power amplifier segment. The control board achieves this by monitoring The control board monitors drain currents drawn by FETs in the RF power amplifier

on RF power amplifier connector J1. voltages (e.g. +Vgs). The negative gate voltages are output to the RF amplifier section inverter op-amp circuits to negative voltages (e.g. -Vgs) then invert these positive and with data from the MCU to set the output voltage on each of 8 channels to a positive voltage of the same value as the absolute value of the desired gate voltage. Unity gain analog voltage inverter circuits. The 8-bit D/A IC is provided with a 2.5 V_{DC} reference The control board generates negative FET gate supply voltages with a D/A converter and

returned to the control board through internal segment harnessing. These returned gate voltages provide the control board with monitoring of the gate voltages arriving at the RF The negative FET gate supply voltages supplied to the RF power amplifier section are

Created by: Kimberly Simeone 9/15/98 ECO #: 98-116	Checked by: Donald Wike 9/18/98	Released by:
Document #: DOC13-0042 REV: C	All information and properties	contained in this document is confident to COMWAVE and shall not be diselved.



negative voltages. MCU A/D converter inverts the time-varying MUX output, which generally carries amplifier section, allowing incorrect gate voltage or gate interlock break to be detected. A MUX IC in a manner similar to that for the drain MUX described above multiplexes inverter op-amp circuit to provide a positive voltage to the AN1/VGSMON input on the the monitored gate signals, input on RF power amplifier connector J1. A unity gain

detects a condition in which it would be improper or unsafe to allow the drain supply to operate, the CPLD will be made to output a logic-LOW on the PS_ENABLE control Enable Signal to the CPLD, which in turn outputs the PS_ENABLE on J2. is controlled by the MCU, which tests other signals such as Standby and Gate Voltage Interlocks, to determine if it is safe to enable the power supply. The MCU outputs the signal, PS_ENABLE, is output from the control board on J2. The control board provides various logic inputs and outputs. A drain supply enable logic The state of PS_ENABLE If the MCU

and PNP transistors. amplifier section. These analog voltages are developed in a D/A converter IC and NPN that reciprocate to control the branches of the RF attenuator network located in the RF signal into the amplifier circuitry. Signals RF_ATTEN_CTRL1 and -2 are analog outputs is driven to a logic-HIGH when the power amplifier segment is set to the TRANSMIT are generated on the control board. Signal RF_SWT, output on connector J1, controls the terminated or unterminated state of the RF power amplifier section RF switch. RF_SWT Output signals, which control the RF power amplifier section RF switch and attenuator, This logic-HIGH will cause the RF switch to route the RF amp microwave input

provided on the RS-232 port. amplifier segment command and response capabilities available on the RS-485 port are disabled, causing a loss of communications with the RS-485 network. segment RJ-11 connector), the RS-232 port is enabled. At this time, the RS-485 port is logic-LOW (as when the proper interface cable is plugged into the power amplifier power amplifier segment front panel. When the ENA_RS232 control input line is given a driver IC is disabled by default. This port is interfaced through an RJ-11 connector on the J3 backplane connector. default, the RS-485 driver IC is enabled and RS-485 serial I/O is available at the board's commands from and return formatted responses to a master communications device. By form. While present on the network, a power amplifier segment may be issued specific which is programmed with a power amplifier segment's unique node address in binary power amplifier segment nodes. Node address switch SW1 is a DIP multi-pole switch, connected on an RS-485 multidrop network as an individually addressed node with other control board and the MCU's SCI port. In general, the power amplifier segment may be The serial input/output (I/O) capabilities of the power amplifier segment originate on the An RS-232 serial I/O port is also available but the RS-232 The same power

input lines RESET and XIRQ will be provided with a logic-HIGH by an on-board safeguard against loss of MCU program control. Under normal circumstances, MCU IC A computer operating properly 'watchdog' function is provided on the control board to



of the MCU program. drive low the XIRQ signal, which will ultimately result in a reset of the MCU and restart the MCU is no longer executing the desired program properly. The watchdog IC will output line. If a toggle in the WDI line does not occur within 1.6 seconds, it is assumed operating properly. The CPLD will interpret a PG3/WD1 input from the MCU, or activity on the UC_RS485_ENA control line, or activity on the RS-485 communications lines, as indications that the MCU is operating properly, and will toggle the CPLD WDI CPLD WDI Output line every 1.6 seconds to indicate to the watchdog IC that the MCU is watchdog IC. If Jumper JK3 is in place, the CPLD device must provide a toggle in the The CPLD will interpret a PG3/WDI input from the MCU, or

regulator is supplied from a +10 V_{DC} input separate from the digital +10 V_{DC} input, and is The $+5V_{DC}$ analog circuit has a separate ground plane for the analog devices fused by F2. Another linear voltage regulator develops +5 V_{DC} for the analog circuitry. to +12 V_{DC} and -12 V_{DC} for various digital and analog circuitry. The +5 V_{DC} analog output voltages of approximately $\pm 14.5~V_{DC}$ which are then regulated by linear regulators the digital devices. A switching regulator IC and associated components develop DC circuits are fused by F1 at their +10 V_{DC} input. $+5V_{DC}$ for the digital circuitry. The $+5~V_{DC}$ digital circuit has a separate ground plane for Board to supply the digital regulator and analog regulator circuits. The digital regulator Two power supply voltage inputs of approximately $+10 \text{ V}_{DC}$ are provided to the Control A linear voltage regulator develops


CONTROL BOARD SPECIFICATIONS

Parameter	Specification
Microcontroller type	8-bit MCU with 64 K address snace
DC Input Voltage	10.0V ± 0.5 V
DC Input Current	400 mA typical @ 10.0 V
Operating Temperature	0° C to +50 ° C
Communication Ports	1: RS-485: 1: RS-232
Program stall time before COP Watchdog Reset	1.6 seconds
Number of Analog Inputs	21
Number of Logic Inputs	7
Number of Analog Outputs	10
Number of Logic Outputs	6
Physical Dimensions	5.125" H x 3.50" W x 0.58" D typ
	13.0 cm H x 8.9 cm W x 1.5 cm D typ

DOCUMENT #: DOC19-0016 REV: C



CONTROL BOARD BLOCK DIAGRAM




Document #: DOC15-0015

REV: C



FIRMWARE FLOWCHART



Created by: Kimberly Simeone 11/20/98

Document #: DOC21-0005


Checked by: Christian Smith

Released by: Donald Wike

11/23/98



AMPLIFIER SEGMENT STATE FLOW DIAGRAM




Document #: DOC21-0006

REV. A

RS-232 COMMUNICATIONS BOARD

drawer to be interfaced to a personal computer for both monitoring and control. An RS-232 communications board is mounted to the inside front of the chassis. It allows the

status of the drawer in which it is being used, and/or whether the drawer is receiving power. (RJ11). Additionally, the board has a bi-color LED that can be used to indicate the overall The board has a 10 pin input connector with connection to a 6 pin telephone type connector







FIGURE 13-0010-1

33-352 BOARD

Document #: DOC13-0010



SBM/HPB/SD/SDA HIGH POWER SERIES BLOCK DIAGRAM OF RACK SINGLE TRANSMITTER SHOWN



Created by: Kimberly Simeone 8/20/98 ECO #: 98-116

Checked by: Donald Wike

9/18/98

Released by: Paulo Criec 10/1498

Document #: DOC15-0009

REV: E