# APPENDIX D

: BLOCK DIAGRAM

CI_PDP BLOCK

BLOCK DIAGRAM DESCRIPTION

In this system there are 1 tuners - ATSC/NTSC tuner(TDVS-H702P) .
So it is impossible to have a PIP mode (main/sub).

CXA2181Q is the AV switch for the component signals and CXA2069Q is the AV switch for the composite signals.
The audio signals which separated by CXA2069 are sent to MSP4440.
AD9883 is AD converter and there are 1NT decoders (uPD64011B) for NT signals

HD2.3 can receive TP data, MPEG2 video decoding and image processing. IEP2 chip enhances the output image quality.

Main CPU (S3C44BOX) is the central processing IC, which controls most of the ICs.
CPLD (XC95288) implements the glue-logic.

HDMI port can receive video data via High-Definition Multimedia Interface (HDMI) or the Digital Visual Interface (DVI).
Sil9011 is HDMI receiver IC

LGDT3303 demodulates the VSB/QAM signals.