


REV	DESCRIPTION	DATE	APPD




- NOTES:**
- ① UNLESS OTHERWISE SPECIFIED, RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN MICROFARADS, AND INDUCTANCE VALUES ARE IN MICROHENRYS.
 - ② PARENTAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATION, PREFIX WITH UNIT AND/OR ASSEMBLY DESIGNATION.
 - ③ THIS NOTE NOT USED
 - ④ THIS NOTE NOT USED
 - ⑤ THIS NOTE NOT USED
- Ⓜ DENOTES COMMENTS AND REMARKS.
 - Ⓝ NOT INSTALLED AT THIS TIME
 - Ⓞ JTAG/EMULATOR SELECT. INSTALL FOR EMULATION.

THIS DRAWING IS CREATED FROM DIGITAL DATA


ROCKWELL COLLINS, INC 400 COLLINS RD. NE CEDAR RAPIDS, IA 52408	
SCHEMATIC DIAGRAM, DSP	
REV: D QRE: 4V792 QRE DATE: 828-8711-002 QRE TYPE: VOL-2000	REV: NONE QRE NO: 828-8711-002 QRE DATE: 09/06/01 15:37 QRE TYPE: VOL-2000

DSP.1



THIS DRAWING IS CREATED FROM DIGITAL DATA

REV	DATE	ISSUED	BY
D	4V792	828-8711-002	-
WORK	None		SHEET 2








DSP.3

THIS DRAWING IS CREATED FROM DIGITAL DATA

REV	DATE	ISSUED BY	REVISED BY
D	4V792	828-8711-002	-
FORM	NAME	SHEET	3

THIS DRAWING CONTAINS PROPRIETARY INFORMATION.



DSP.4


THIS DRAWING IS CREATED FROM DIGITAL DATA

design.4

Plotted 09/06/01 15:37

ROCKWELL COLLINS PROPRIETARY INFORMATION.

REV	DATE	ISSUE	REVISION
D	4V792	828-8711-002	-
WORK	NONE		SHEET 4



DSP.5


THIS DRAWING IS CREATED FROM DIGITAL DATA

REV	CHK CODE	ISSUE	REV
D	4V792	828-8711-002	-
DATE	NONE	SHEET	5

Plotted 09/06/01 15:37

DESIGN DATA ONLY NO OTHER TRACING

design.5






DSP.6

THIS DRAWING IS CREATED FROM DIGITAL DATA

REV	CHK CODE	ISSUED	REVISION
D	4V792	828-8711-002	-
SCALE	NONE	SHEET	6

ROCKWELL COLLINS
PROPRIETARY INFORMATION.



429 TRANSMITTERS

DSP.7

THIS DRAWING IS CREATED FROM DIGITAL DATA


REV	CHK CODE	ISSUE	REVISED
D	4V792	828-8711-002	-
DATE	NAME	DESIGN	7

Plotted 09/06/01 15:37

ROCKWELL COLLINS
PROPRIETARY INFORMATION.

design.7

THIS DRAWING IS PROPRIETARY INFORMATION



422 TRANSCEIVERS
DSP.8

THIS DRAWING IS CREATED FROM DIGITAL DATA







REV	CHK CODE	ISSUE	REVISED
D	4V792	828-8711-002	-
SCALE	NONE	SHEET	8

Plotted 09/06/01 15:37

design.8

ROCKWELL COLLINS
PROPRIETARY INFORMATION.

THIS DRAWING IS CREATED FROM DIGITAL DATA



DSP.9

THIS DRAWING IS CREATED FROM DIGITAL DATA


REV	CHK CODE	ISSUE	REVISION
D	4V792	828-8711-002	-
DATE	NAME	DESIGN	9

design.9

Plotted 09/06/01 15:37

ROCKWELL COLLINS
PROPRIETARY INFORMATION.

THIS DRAWING IS CREATED FROM DIGITAL DATA



DSP.10


THIS DRAWING IS CREATED FROM DIGITAL DATA

REV	CHK CODE	ISSUE	REV
D	4V792	828-8711-002	-
DATE	NAME	DESIGN	10

Plotted 09/06/01 15:37

design.10

SMALL DATA ONLY NO DIMENSION TRACKS




DSP.11

THIS DRAWING IS CREATED FROM DIGITAL DATA

REV	CHG CODE	ISSUED	REVISION
D	4V792	828-8711-002	-
WORK	NONE		SHEET 11


THIS DRAWING IS THE PROPERTY OF ROCKWELL COLLINS



DSP.12

THIS DRAWING IS CREATED FROM DIGITAL DATA

REV	DATE	ISSUE	DESCRIPTION
D	4V792	828-8711-002	-
DATE	REV	ISSUE	DESCRIPTION



X_A and X_D connect to the FLASH address and Data bus
 X_A and X_D connect to the FPGA address and Data bus





S_A and S_D connect to the Storey ASIC address and Data bus
 S_A and S_D connect to the Decimator address and Data bus

DSP.13

THIS DRAWING IS CREATED FROM DIGITAL DATA

REV	DATE	ISSUE	REVISION
D	4V792	828-8711-002	-
SCALE	NONE	SHEET	13



A2J103 CONNECTS THROUGH
A3 INTERCONNECT



TO A3J1
OF INTERCONNECT
(EXT CONNECTOR)

THROUGH A3 INTERCONNECT
TO A4J104 OF PS

A2J102 CONNECTS THROUGH A5
TO A1J101



DSP.14

THIS DRAWING IS CREATED FROM DIGITAL DATA

REV	CHK CODE	ISSUED	REVISION
D	4V792	828-8711-002	-
WORK	NONE		SHEET 14

THIS DRAWING IS PROPRIETARY INFORMATION