

Title	TD_PICO_v2.1	
Size: A4	Number	Revision: v2.1
Date: 3/6/2015		Sheet of
File: D:\ \\v5_ADC.SchDoc		Drawn By: Timbo.Ye



HELIOS MICROWAVE MASTER
Wireless & Telecommunications

Title	DigPico v1.0_CLK	
Size A4	Number	Revision v1.0
Date: 3/6/2015		Sheet of Timbo.Ye
File: D:\ \..\v5_CLK.SchDoc		Drawn By:


U20
DAC5688IRGC
U5
TLV1117IDCY
电源R1, R2位置互易
Title
TD_PICO_v2.1
Size
A3
Number
Revision
v2.1
Date: 3/6/2015
File: D:\ \..\v5_DAC.SchDoc
Sheet of
Drawn By: Timbo.Ye











Table 8–5. Configuration Schemes for Cyclone IV E Devices

Configuration Scheme	MSEL3	MSEL2	MSEL1	MSEL0	POR Delay	Configuration Voltage Standard (V) (1)
AS	1	1	0	1	Fast	3.3
	0	1	0	0	Fast	3.0, 2.5
	0	0	1	0	Standard	3.3
	0	0	1	1	Standard	3.0, 2.5
AP	0	1	0	1	Fast	3.3
	0	1	1	0	Fast	1.8
	0	1	1	1	Standard	3.3
	1	0	1	1	Standard	3.0, 2.5
	1	0	0	0	Standard	1.8
PS	1	1	0	0	Fast	3.3, 3.0, 2.5
	0	0	0	0	Standard	3.3, 3.0, 2.5

(1) Remote update mode is supported when you use the Remote System Upgrade feature. You can enable or disable remote update mode with an option setting in the Quartus? II software.









Title			
Size: A3	Number		Revision
Date: 3/6/2015		Sheet of	
File: D:\ \.\v5_FPGA_Config.SchDoc		Drawn By:	


FPGA_LED2 R104 336R GREEN D16
FPGA_LED3 R105 336R GREEN D7
FPGA_LED1 R85 336R GREEN D10
R.UAT LNA ATT, HMC472 RFAT LNA ATT, HMC472
R.DAT LNA ATT, HMC472 IFAT LNA ATT, HMC472
FV33
R75 10K
EPT
U35
GND NC
IO NC
NC NC
DS28E01-100-D6+1
J7
UU1A
BANK 1
FV12
FnRESET
RFAT0.5C
RFAT1C
RFAT16C
EP_ASDI
FV33
EP_NCE
RFAT4C
F_TX
GND
FV12
BSUPSW
F_RX
F_RESET
PASSW1
FPGA_IO3
BSDNSW
FPGA_DATA
EP4CE55F23I7
UU1B
BANK 2
PASSW2
POWS2
POWSI
MSDNSW
MSUPSW
IFAT0.5C
IFAT1C
IFAT2C
IFAT4C
IFAT8C
IFAT16C
DA_RESETB
FV33
DA_SENB
DA_SCLK
DA_SDO
DA_SDI
FV12
FV12
DA_DB15
EP4CE55F23I7
UU1C
BANK 3
FV12
DA_DB14
DA_DB13
FV12
DA_DB12
DA_DB11
DA_DB10
FV33
DA_DB9
FV12
DA_DB8
DA_DB7
FV12
DA_DB6
DA_DB5
DA_DB4
DA_DB3
DA_DB0
DA_DB2
DA_DB1
EP4CE55F23I7
UU1D
BANK 4
DA_DA2
DA_DA1
DA_DA4
DA_DA3
FV33
DA_DA0
DA_DA6
DA_DA5
DA_DA8
DA_DA7
FV12
DA_DA11
DA_DA10
DA_DA9
DA_DA12
DA_DA14
DA_DA13
TXENABLE
DA_DA15
FV12
FV12
FV12
EP4CE55F23I7
UU1E
BANK 5
FV12
GND
GND
FV33
FV12
FPGA_LED1
GND
FV12
USD2
USD3
USD1
USD4
FPGA_LED2
EP4CE55F23I7
UU1F
BANK 6
EPT
FPGA_LED3
FV12
FV33
FV12
FV12
AD_SEN
AD_SDATA
AD_SCLK
AD_RESET
EP4CE55F23I7
UU1G
BANK 7
FV12
ADCB8_N
ADCB8_P
FVIO25
ADCB10_N
ADCB10_P
FV12
ADCB6_N
ADCB6_P
ADCB4_N
ADCB4_P
FV12
ADCB2_N
ADCB2_P
ADCB0_N
ADCB0_P
EP4CE55F23I7
UU1H
BANK 8
ADCA10_N
ADCA10_P
ADCA8_N
ADCA8_P
ADCA6_N
ADCA6_P
ADCA4_N
ADCA4_P
FVIO25
FV12
ADCA2_N
ADCA2_P
FV12
ADCA0_N
ADCA0_P
GND
EP4CE55F23I7
Title
Size A2
Number
Revision
Date: 3/6/2015
File: D:\...\v5_FPGAios.SchDoc
Sheet of
Drawn By:



Title	TD_PICO_v2.1		
Size: A4	Number:	Revision: v2.1	
Date: 3/6/2015		Sheet of	
File: D:\ \..\v5_MCU.SchDoc		Drawn By: Timbo.Ye	


J14
DC470
J1
GTCS26
POW_S2
POW_S1
VCC1
VCC
R127
0R
RD1
D17
D19
D9
1SMA
2AT3
C342
22U50V
C292
10UF
C377
10UF
C327
104P
C354
100P
R157
10K
D2
GREEN
POWER IND
L105
SLF7055T-220M
L106
1UH
U28
TPS5430
EPAD
PH
VIN
GND
ENA
BOOT
NC
NC
VSENSE
D18
MBRS540T3
C293
103P
C294
10UF
C295
C296
C306
R58
2K
RF5V
C289
C290
C470
C469
C291
C110
220U10V
10UF
10UF
104P
2.2UF
C457
C458
10UF
10UF
L37
RLF12560T-220M
FV33
L107
SLF7055T-220M
U29
TPS5450
C301
103P
D4
MBRS540T3
R70
8.06K
R102
4K7
C298
220U10V
C299
10UF
C300
104P
C607
C517
C600
C575
C433
C482
C459
C430
C427
10UF
C428
C448
C449
C445
C593
C440
C591
104P
R88
100K
U41
TPS54618
C420
103P
L47
RLF12560T-220M
FV12
L14 1UH
C316
C315
C308
C343
C344
2.2UF
10U16V
C345
C312
C346
C102
C58
220U10V
10UF
2.2UF
R90
7K5
R94
15K
C59
104P
R129
100K
R130
7K5
C314
3.3NF
SEN_12
Vo=0.8*(R1/R2+1)
C522
C565
C487
C503
C502
C521
C520
C545
C544
C564
C563
C562
C546
C525
C524
C507
C489
C192
C504
C506
C567
2.2UF
100P
104P
C527
C519
10UF
C608
C499
C444
C461
C199
C160
C609
2.2UF
C605
C484
C498
C168
C161
104P
220U16V
FVIO25
C509
C549
C569
C568
C547
C468
C596
C587
C529
C550
C493
C492
C467
C508
C586
C528
C548
100P
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Title
Size
A4
Number
Revision
Date:
3/6/2015
Sheet of
File:
D:\ \..\v5_PowerSupply.SchDoc
Drawn By:


IRLML6302_P MOS
BSS138_N MOS
SW=0时为ON
Default : SW2=1, SW1=0, DN ON
MSDNSW=1 MSUPSW=0 DN ON
BSDNSW=1 BSUPSW=0 DN ON
BSDNSW=0 BSUPSW=1 UP ON
Default : SW2=1, SW1=0, BS To MS ON
Title
TD_Pi co v2. 1
Size
A3
Number
Tinbo. Ye
Revision
v2.1
Date: 3/6/2015
File: D:\ \\w5_RF&PLL.SchDoc
Sheet of
Drawn By: