ESP32

User Manual

About This Document

This document provides the specifications for the ESP32 module.

1. Overview

ESP32 is a powerful, generic WiFi-BT-BLE MCU module that targets a wide variety of applications, ranging from low-power sensor networks to the most demanding tasks, such as voice encoding, music streaming and MP3 decoding.

2. Pin Definitions

2.1 Pin Layout




Figure 1: Pin Layout of ESP32 (Top View)

2.2 Pin Description

ESP32 has 38 pins. See pin definitions in Table 1.

Table 1: Pin Definitions

Name	No.	Туре	Function
GND	1	P	Ground
3V3	2	Р	Power supply
EN	3	1	Module-enable signal. Active high.
SENSOR_VP	4	1	GPIO36, ADC1_CH0, RTC_GPIO0
SENSOR_VN	5	1	GPIO39, ADC1_CH3, RTC_GPIO3
IO34	6	1	GPIO34, ADC1_CH6, RTC_GPIO4
IO35	7	1	GPIO35, ADC1_CH7, RTC_GPIO5
IO32	8	I/O	GPIO32, XTAL_32K_P (32.768 kHz crystal oscillator input), ADC1_CH4, TOUCH9, RTC GPIO9
IO33	9	I/O	GPIO33, XTAL_32K_N (32.768 kHz crystal oscillator output), ADC1_CH5, TOUCH8, RTC_GPIO8
IO25	10	I/O	GPIO25, DAC_1, ADC2_CH8, RTC_GPIO6, EMAC_RXD0
1026	11	I/O	GPIO26, DAC 2, ADC2 CH9, RTC GPIO7, EMAC RXD1
1027	12	I/O	GPIO27, ADC2 CH7, TOUCH7, RTC GPIO17, EMAC RX DV
IO14	13	I/O	GPIO14, ADC2_CH6, TOUCH6, RTC_GPIO16, MTMS, HSPICLK, HS2_CLK, SD_CLK, EMAC_TXD2
IO12	14	I/O	GPIO12, ADC2_CH5, TOUCH5, RTC_GPIO15, MTDI, HSPIQ, HS2_DATA2, SD_DATA2, EMAC_TXD3
GND	15	Р	Ground
IO13	16	I/O	GPIO13, ADC2_CH4, TOUCH4, RTC_GPIO14, MTCK, HSPID, HS2_DATA3, SD_DATA3, EMAC_RX_ER
NC	17	_	-
NC	18	_	_
NC	19	_	- -
NC	20		_
NC	21	_	- -
NC	22	_	
110	22	_	GPIO15, ADC2 CH3, TOUCH3, MTDO, HSPICS0, RTC GPIO13,
IO15	23	I/O	HS2_CMD, SD_CMD, EMAC_RXD3
IO2	24	I/O	GPIO2, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP, HS2_DATA0, SD_DATA0
100	25	I/O	GPIO0, ADC2_CH1, TOUCH1, RTC_GPIO11, CLK_OUT1, EMAC_TX_CLK
IO4	26	I/O	GPIO4, ADC2_CH0, TOUCH0, RTC_GPIO10, HSPIHD, HS2_DATA1, SD_DATA1, EMAC_TX_ER
NC1	27	-	_ · · · · · · · · · · · · · · · · · · ·
NC2	28	-	-
IO5	29	I/O	GPIO5, VSPICS0, HS1_DATA6, EMAC_RX_CLK
IO18	30	I/O	GPIO18, VSPICLK, HS1_DATA7

Name	No.	Туре	Function
IO19	31	I/O	GPIO19, VSPIQ, U0CTS, EMAC_TXD0
NC	32	-	-
IO21	33	I/O	GPIO21, VSPIHD, EMAC_TX_EN
RXD0	34	I/O	GPIO3, U0RXD, CLK_OUT2
TXD0	35	I/O	GPIO1, U0TXD, CLK_OUT3, EMAC_RXD2
IO22	36	I/O	GPIO22, VSPIWP, U0RTS, EMAC_TXD1
IO23	37	I/O	GPIO23, VSPID, HS1_STROBE
GND	38	Р	Ground

Notice:

2.3 Strapping Pins

ESP32 has five strapping pins:

- MTDI
- GPIO0
- GPIO2
- MTDO
- GPIO5

Software can read the values of these five bits from register "GPIO STRAPPING".

During the chip's system reset release (power-on-reset, RTC watchdog reset and brownout reset), the latches of the strapping pins sample the voltage level as strapping bits of "0" or "1", and hold these bits until the chip is powered down or shut down. The strapping bits configure the device's boot mode, the operating voltage of VDD_SDIO and other initial system settings.

Each strapping pin is connected to its internal pull-up/pull-down during the chip reset. Consequently, if a strapping pin is unconnected or the connected external circuit is high-impedance, the internal weak pull-up/pull-down will determine the default input level of the strapping pins.

To change the strapping bit values, users can apply the external pull-down/pull-up resistances, or use the host MCU's GPIOs to control the voltage level of these pins when powering on ESP32.

After reset release, the strapping pins work as normal-function pins.

Refer to Table 2 for a detailed boot-mode configuration by strapping pins.

^{*} GPIO6 to GPIO11 are connected to the SPI flash integrated on the module and are not connected out.

Table 2: Strapping Pins

Voltage of Internal LDO (VDD_SDIO)						
Pin	Default	3.3 V	1.8 V			
MTDI	Pull-down	0	1			

	Booting Mode							
Pin	Default	SPI	Boot	Download Boot				
GPIO0	Pull-up	1		()			
GPIO2	Pull-down	Don't	-care	()			
	Enabling/Disabling Debugging Log Print over U0TXD During Booting							
Pin	Default	U0TXD) Active	U0TXD Silent				
MTDO	Pull-up	1		0				
			Timing of SDIO Slave					
Din	Default	Falling-edge Sampling	Falling-edge Sampling	Rising-edge Sampling	Rising-edge Sampling			
Pin	Delault	Falling-edge Output Rising-edge Ou		Falling-edge Output	Rising-edge Output			
MTDO	Pull-up	0	0	1 1				
GPIO5	Pull-up	0	1	0 1				

Note:

- Firmware can configure register bits to change the settings of "Voltage of Internal LDO (VDD_SDIO)" and "Timing of SDIO Slave" after booting.
- Internal pull-up resistor (R9) for MTDI is not populated in the module, as the flash and SRAM in ESP32 only support a power voltage of 3.3 V (output by VDD_SDIO)

3. Functional Description

This chapter describes the modules and functions integrated in ESP32.

3.1 CPU and Internal Memory

ESP32 contains two low-power Xtensa® 32-bit LX6 microprocessors. The internal memory includes:

- · 448 KB of ROM for booting and core functions.
- 520 KB of on-chip SRAM for data and instructions.
- 8 KB of SRAM in RTC, which is called RTC FAST Memory and can be used for data storage; it is accessed by the main CPU during RTC Boot from the Deep-sleep mode.
- 8 KB of SRAM in RTC, which is called RTC SLOW Memory and can be accessed by the co-processor during the Deep-sleep mode.
- 1 Kbit of eFuse: 256 bits are used for the system (MAC address and chip configuration) and the remaining 768 bits are reserved for customer applications, including flash-encryption and chip-ID.

3.2 External Flash and SRAM

ESP32 supports multiple external QSPI flash and SRAM chips. ESP32 also supports hardware encryption/decryption based on AES to pro-tect developers' programs and data in flash.

ESP32 can access the external QSPI flash and SRAM through high-speed caches.

- The external flash can be mapped into CPU instruction memory space and read-only memory space simultaneously.
 - When external flash is mapped into CPU instruction memory space, up to 11 MB + 248 KB can be mapped at a time. Note that if more than 3 MB + 248 KB are mapped, cache performance will be reduced due to speculative reads by the CPU.
 - When external flash is mapped into read-only data memory space, up to 4 MB can be mapped at a time. 8-bit, 16-bit and 32-bit reads are supported.
- External SRAM can be mapped into CPU data memory space. Up to 4 MB can be mapped at a time. 8-bit, 16-bit and 32-bit reads and writes are supported.

ESP32 integrates a 8 MB SPI flash and an 8 MB PSRAM for more memory space.

3.3 Crystal Oscillators

The module uses a 40-MHz crystal oscillator.

3.4 RTC and Low-Power Management

With the use of advanced power-management technologies, ESP32 can switch between different power modes.

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Stresses beyond the absolute maximum ratings listed in the table below may cause permanent damage to the device. These are stress ratings only, and do not refer to the functional operation of the device that should follow the recommended operating conditions.

Table 3: Absolute Maximum Ratings

1. The module worked properly after a 24-hour test in ambient temperature at 25 °C, and the IOs in three domains (VDD3P3_RTC, VDD3P3_CPU, VDD_SDIO) output high logic level to ground. Please note that pins occupied by flash and/or PSRAM in the VDD_SDIO power domain were excluded from the test.

4.2 Recommended Operating Conditions

Table 4: Recommended Operating Conditions

Symbol	Parameter	Min	Typical	Max	Unit
VDD33	Power supply voltage	3.0	3.3	3.6	V
VDD	Current delivered by external power supply	0.5	•	1	Α
Т	Operating temperature	-40	-	65	°C

4.3 DC Characteristics (3.3 V, 25 °C)

Table 5: DC Characteristics (3.3 V, 25 °C)

Symbol	Par	Min	Тур	Max	Unit	
	Pin capacitance		-	2	-	рF
V IH	High-level input voltage		0.75×VDD ¹	ı	VDD ¹ +0.3	V
V _{IL}	Low-level input voltage		-0.3	-	0.25×VDD ¹	V
I IH	High-level input current	-	ı	50	nA	
I IL	Low-level input current	-	•	50	nA	
V OH	High-level output voltage	0.8×VDD ¹	ı	•	٧	
V_{OL}	Low-level output voltage	-	-	0.1×VDD ¹	V	
	High-level source current	VDD3P3_CPU power domain 1; 2	-	40	-	mA
1	$(VDD^1 = 3.3 \text{ V}, V_{OH} >= 2.64 \text{ V},$	VDD3P3_RTC power domain 1; 2	-	40	•	mA
ОН	output drive strength set to the maximum)	VDD_SDIO power domain ^{1; 3}	-	20	-	mA

Symbol	Parameter	Min	Тур	Max	Unit
	Low-level sink current				
OL	(VDD ¹ = 3.3 V, V_{OL} = 0.495 V, output drive strength set to the maximum)	-	28	-	mA
$R_{_{PU}}$	Resistance of internal pull-up resistor	-	45	•	kΩ
R_{PD}	Resistance of internal pull-down resistor	-	45	-	kΩ
V IL_nRST	Low-level input voltage of CHIP_PU to power off the chip	-	-	0.6	V

Notes:

- 1. VDD is the I/O voltage for a particular power domain of pins.
- 2. For VDD3P3_CPU and VDD3P3_RTC power domain, per-pin current sourced in the same domain is gradually reduced from around 40 mA to around 29 mA, V_{OH} >=2.64 V, as the number of current-source pins increases.
- 3. Pins occupied by flash and/or PSRAM in the VDD_SDIO power domain were excluded from the test.

4.4 Wi-Fi Radio

Table 6: Wi-Fi Radio Characteristics

Parameter	Condition	Min	Typical	Max	Unit	
Operating frequency range note1	-	2412	-	2462	MHz	
TX power ^{note2}		802.11b:26.62dBm;802.11g:25.91dBm 802.11n20:25.89dBm;802.11n40:26.51dBm				
Sensitivity	11b, 1 Mbps	-	-98	-	dBm	
	11b, 11 Mbps	-	-89	-	dBm	
	11g, 6 Mbps	-	-92	-	dBm	
	11g, 54 Mbps	-	-74	-	dBm	
	11n, HT20, MCS0	-	- 91	-	dBm	
	11n, HT20, MCS7	-	- 71	-	dBm	
	11n, HT40, MCS0	-	-89	-	dBm	
	11n, HT40, MCS7	-	-69	-	dBm	
Adjacent channel rejection	11g, 6 Mbps	-	31	-	dB	
	11g, 54 Mbps	-	14	-	dB	
	11n, HT20, MCS0	-	31	-	dB	
	11n, HT20, MCS7	-	13	-	dB	

- 1. Device should operate in the frequency range allocated by regional regulatory authorities. Target operating frequency range is configurable by software.
- 2. For the modules that use IPEX antennas, the output impedance is 50 Ω . For other modules without IPEX antennas, users do not need to concern about the output impedance.
- 3. Target TX power is configurable based on device or certification requirements.

4.5 Bluetooth/BLE

Radio 4.5.1 Receiver

Table 7: Receiver Characteristics – Bluetooth/BLE

Parameter	Conditions	Min	Тур	Max	Unit
Sensitivity @30.8% PER	-	-	–97	-	dBm
Maximum received signal @30.8% PER	-	0	-	-	dBm
Co-channel C/I	-	-	+10	-	dB
	F = F0 + 1 MHz	-	- 5	-	dB
	F = F0 – 1 MHz	-	- 5	-	dB
Adjacent channel selectivity C/I	F = F0 + 2 MHz	-	-25	-	dB
Adjacent channel selectivity C/I	F = F0 – 2 MHz	-	-35	-	dB
	F = F0 + 3 MHz	-	-25	-	dB
	F = F0 – 3 MHz	-	-45	-	dB
	30 MHz ~ 2000 MHz	-10	-	-	dBm
Out-of-band blocking performance	2000 MHz ~ 2400 MHz	-27	-	-	dBm
Out-or-band blocking performance	2500 MHz ~ 3000 MHz	-27	-	-	dBm
	3000 MHz ~ 12.5 GHz	-10	-	-	dBm
Intermodulation	-	-36	-	-	dBm

4.5.2 Transmitter

Table 8: Transmitter Characteristics – Bluetooth/BLE

Parameter	Conditions	Min	Тур	Max	Unit
RF efrequrency	-	2402	-	2480	dBm
Gain control step	-	-	-	-	dBm
RF power	BLE:6.80dF	3m;BT:8	.51dBm		dBm
	$F = F0 \pm 2 MHz$	-	-52	-	dBm
Adjacent channel transmit power	$F = F0 \pm 3 MHz$	-	-58	-	dBm
	$F = F0 \pm > 3 MHz$	-	-60	-	dBm
Δf lavg	-	-	-	265	kHz
$\Delta f \mathcal{I}_{max}$	-	247	-	-	kHz
Δf2avg/Δf1avg	-	-	-0.92	-	-
ICFT	-	-	-10	-	kHz
Drift rate	-	-	0.7	-	kHz/50 s
Drift	-	-	2	-	kHz

4.6 Reflow Profile




Figure 2: Reflow Profile

OEM Guidance

1. Applicable FCC rules

This module is granted by Single Modular Approval. It complies to the requirements of FCC part 15C, section 15.247 rules.

2. The specific operational use conditions

This module can be used in IoT devices. The input voltage to the module is nominally $3.3V-3.6\ V\ DC$. The operational ambient temperature of the module is $-40\ ^{\circ}C\ \sim 65\ ^{\circ}C$. Only the embedded PCB antenna is allowed. Any other external antenna is prohibited.

3. Limited module procedures

N/A

4. Trace antenna design

N/A

5. RF exposure considerations

The equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator and your body. If the equipment built into a host as a portable usage, the additional RF exposure evaluation may be required as specified by 2.1093.

6. Antenna

Antenna type: PCB antenna Peak gain: 3.40dBi
Omni antenna with IPEX connector Peak gain2.33dBi

7. Label and compliance information

An exterior label on OEM's end product can use wording such as the following: "Contains Transmitter Module FCC ID: 2BFGS-ESP32WROVERE" or "Contains FCC ID: 2BFGS-ESP32WROVERE."

8. Information on test modes and additional testing requirements

- a)The modular transmitter has been fully tested by the module grantee on the required number of channels,modulation types, and modes, it should not be necessary for the host installer to re-test all the available transmitter modes or settings. It is recommended that the host product manufacturer, installing the modular transmitter,perform some investigative measurements to confirm that the resulting composite system does not exceed the spurious emissions limits or band edge limits (e.g., where a different antenna may be causing additional emissions).
- b)The testing should check for emissions that may occur due to the intermixing of emissions with the other transmitters, digital circuitry, or due to physical properties of the host product (enclosure). This investigation is especially important when integrating multiple modular transmitters where the certification is based on testing each of them in a stand-alone configuration. It is important to note that host product manufacturers should not assume that because the modular transmitter is certified that they do not have any responsibility for final product compliance.
- c)If the investigation indicates a compliance concern the host product manufacturer is obligated to mitigate the issue. Host products using a modular transmitter are subject to all the applicable individual technical rules as well as to the general conditions of operation in Sections 15.5, 15.15, and 15.29 to not cause interference. The operator of the host product will be obligated to stop operating the device until the interference have been corrected.
- 9. Additional testing, Part 15 Sub part B disclaimer The final host / module combination need to be evaluated against the FCC Part 15B criteria for unintentional radiators in order to be properly authorized for operation as a Part 15 digital device.

The host integrator installing this module into their product must ensure that the final composite product complies with the FCC requirements by a technical assessment or evaluation to the FCC rules, including the transmitter operation and should refer to guidance in KDB 996369. For host products with certified modular transmitter, the frequency range of investigation of the composite system is specified by rule in Sections 15.33(a)(1) through (a)(3), or the range applicable to the digital device, as shown in Section 15.33(b)(1), whichever is the higher frequency range of investigation When testing the host product, all the transmitters must be operating. The transmitters can be enabled by using publiclyavailable drivers and turned on, so the transmitters are active. In certain conditions it might be appropriate to use a technology-specific call box (test set) where accessory 50 devices or drivers are not available. When testing for emissions from the unintentional radiator, the transmitter shall be placed in the receive mode or idle mode, if possible. If receive mode only is not possible then, the radio shall be passive (preferred) and/or active scanning. In these cases, this would need to enable activity on the communication BUS (i.e., PCIe, SDIO, USB) to ensure the unintentional radiator circuitry is enabled. Testing laboratories may need to add attenuation or filters depending on the signal strength of any active beacons (if applicable) from the enabled radio(s). See ANSI C63.4, ANSI C63.10 and ANSI C63.26 for further general testing details.

The product under test is set into a link/association with a partnering device, as per the normal intended use of the product. To ease testing, the product under test is set to transmit at a high duty cycle, such as by sending a file or streaming some media content.

FCC Warning:

Any Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment. This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation