




11AC20SISO_Ant1_5825




11AC40SISO_Ant0_5190




11AC40SISO_Ant1_5190




11AC40SISO_Ant0_5230




11AC40SISO_Ant1_5230




11AC40SISO_Ant0_5270




11AC40SISO_Ant1_5270




11AC40SISO_Ant0_5310




11AC40SISO_Ant1_5310




11AC40SISO_Ant0_5510




11AC40SISO_Ant1_5510




11AC40SISO_Ant0_5550




11AC40SISO_Ant1_5550




11AC40SISO_Ant0_5670




11AC40SISO_Ant1_5670




11AC40SISO_Ant0_5755




11AC40SISO_Ant1_5755




11AC40SISO_Ant0_5795




11AC40SISO_Ant1_5795




11AC80SISO_Ant0_5210




11AC80SISO_Ant1_5210




11AC80SISO_Ant0_5290




11AC80SISO_Ant1_5290




11AC80SISO_Ant0_5530






11AC80SISO_Ant1_5530




11AC80SISO_Ant0_5610




11AC80SISO_Ant1_5610







11AX20SISO_Ant1_5180




11AX20SISO_Ant0_5200




11AX20SISO_Ant1_5200




11AX20SISO_Ant0_5240




11AX20SISO_Ant1_5240




11AX20SISO_Ant0_5260




11AX20SISO_Ant1_5260




11AX20SISO_Ant0_5280




11AX20SISO_Ant1_5280




11AX20SISO_Ant0_5320




11AX20SISO_Ant1_5320




11AX20SISO_Ant0_5500



11AX20SISO_Ant1_5500




11AX20SISO_Ant0_5580




11AX20SISO_Ant1_5580




11AX20SISO_Ant0_5700




11AX20SISO_Ant1_5700




11AX20SISO_Ant0_5745




11AX20SISO_Ant1_5745




11AX20SISO_Ant0_5785




11AX20SISO_Ant1_5785




11AX20SISO_Ant0_5825




11AX20SISO_Ant1_5825




11AX40SISO_Ant0_5190




11AX40SISO_Ant1_5190




11AX40SISO_Ant0_5230




11AX40SISO_Ant1_5230




11AX40SISO_Ant0_5270




11AX40SISO_Ant1_5270




11AX40SISO_Ant0_5310




11AX40SISO_Ant1_5310




11AX40SISO_Ant0_5510




11AX40SISO_Ant1_5510




11AX40SISO_Ant0_5550




11AX40SISO_Ant1_5550




11AX40SISO_Ant0_5670




11AX40SISO_Ant1_5670




11AX40SISO_Ant0_5755




11AX40SISO_Ant1_5755




11AX40SISO_Ant0_5795




11AX40SISO_Ant1_5795



11AX80SISO_Ant0_5210




11AX80SISO_Ant1_5210




11AX80SISO_Ant0_5290




11AX80SISO_Ant1_5290




11AX80SISO_Ant0_5530




11AX80SISO_Ant1_5530




11AX80SISO_Ant0_5610




11AX80SISO_Ant1_5610




11AX80SISO_Ant0_5775




11AX80SISO_Ant1_5775




11N20MIMO_Ant0_5180




11N20MIMO_Ant1_5180




11N20MIMO_Ant0_5200




11N20MIMO_Ant1_5200




11N20MIMO_Ant0_5240




11N20MIMO_Ant1_5240




11N20MIMO_Ant0_5260




11N20MIMO_Ant1_5260




11N20MIMO_Ant0_5280




11N20MIMO_Ant1_5280




11N20MIMO_Ant0_5320




11N20MIMO_Ant1_5320




11N20MIMO_Ant0_5500




11N20MIMO_Ant1_5500




11N20MIMO_Ant0_5580




11N20MIMO_Ant1_5580




11N20MIMO_Ant0_5700




11N20MIMO_Ant1_5700




11N20MIMO_Ant0_5745




11N20MIMO_Ant1_5745




11N20MIMO_Ant0_5785




11N20MIMO_Ant1_5785




11N20MIMO_Ant0_5825




11N20MIMO_Ant1_5825




11N40MIMO_Ant0_5190




11N40MIMO_Ant1_5190




11N40MIMO_Ant0_5230




11N40MIMO_Ant1_5230




11N40MIMO_Ant0_5270




11N40MIMO_Ant1_5270




11N40MIMO_Ant0_5310




11N40MIMO_Ant1_5310




11N40MIMO_Ant0_5510




11N40MIMO_Ant1_5510




11N40MIMO_Ant0_5550




11N40MIMO_Ant1_5550




11N40MIMO_Ant0_5670




11N40MIMO_Ant1_5670




11N40MIMO_Ant0_5755




11N40MIMO_Ant1_5755




11N40MIMO_Ant0_5795




11N40MIMO_Ant1_5795




11AC20MIMO_Ant0_5180




11AC20MIMO_Ant1_5180




11AC20MIMO_Ant0_5200




11AC20MIMO_Ant1_5200




11AC20MIMO_Ant0_5240




11AC20MIMO_Ant1_5240




11AC20MIMO_Ant0_5260




11AC20MIMO_Ant1_5260




11AC20MIMO_Ant0_5280




11AC20MIMO_Ant1_5280




11AC20MIMO_Ant0_5320




11AC20MIMO_Ant1_5320




11AC20MIMO_Ant0_5500




11AC20MIMO_Ant1_5500




11AC20MIMO_Ant0_5580




11AC20MIMO_Ant1_5580




11AC20MIMO_Ant0_5700




11AC20MIMO_Ant1_5700




11AC20MIMO_Ant0_5745




11AC20MIMO_Ant1_5745




11AC20MIMO_Ant0_5785




11AC20MIMO_Ant1_5785




11AC20MIMO_Ant0_5825




11AC20MIMO_Ant1_5825




11AC40MIMO_Ant0_5190




11AC40MIMO_Ant1_5190




11AC40MIMO_Ant0_5230




11AC40MIMO_Ant1_5230




11AC40MIMO_Ant0_5270




11AC40MIMO_Ant1_5270




11AC40MIMO_Ant0_5310




11AC40MIMO_Ant1_5310




11AC40MIMO_Ant0_5510




11AC40MIMO_Ant1_5510




11AC40MIMO_Ant0_5550




11AC40MIMO_Ant1_5550




11AC40MIMO_Ant0_5670




11AC40MIMO_Ant1_5670




11AC40MIMO_Ant0_5755



11AC40MIMO_Ant1_5755




11AC40MIMO_Ant0_5795




11AC40MIMO_Ant1_5795




11AC80MIMO_Ant0_5210




11AC80MIMO_Ant1_5210




11AC80MIMO_Ant0_5290




11AC80MIMO_Ant1_5290




11AC80MIMO_Ant0_5530




11AC80MIMO_Ant1_5530




11AC80MIMO_Ant0_5610




11AC80MIMO_Ant1_5610




11AC80MIMO_Ant0_5775



11AX20MIMO_Ant0_5200




11AX20MIMO_Ant1_5200



11AX20MIMO_Ant0_5240




11AX20MIMO_Ant1_5240




11AX20MIMO_Ant0_5260




11AX20MIMO_Ant1_5260




11AX20MIMO_Ant0_5280




11AX20MIMO_Ant1_5280




11AX20MIMO_Ant0_5320




11AX20MIMO_Ant1_5320




11AX20MIMO_Ant0_5500




11AX20MIMO_Ant1_5500



11AX20MIMO_Ant0_5580




11AX20MIMO_Ant1_5580




11AX20MIMO_Ant0_5700




11AX20MIMO_Ant1_5700




11AX20MIMO_Ant0_5745




11AX20MIMO_Ant1_5745




11AX20MIMO_Ant0_5785




11AX20MIMO_Ant1_5785




11AX20MIMO_Ant0_5825




11AX20MIMO_Ant1_5825




11AX40MIMO_Ant0_5190




11AX40MIMO_Ant1_5190




11AX40MIMO_Ant0_5230




11AX40MIMO_Ant1_5230




11AX40MIMO_Ant0_5270




11AX40MIMO_Ant1_5270




11AX40MIMO_Ant0_5310




11AX40MIMO_Ant1_5310




11AX40MIMO_Ant0_5510




11AX40MIMO_Ant1_5510




11AX40MIMO_Ant0_5550




11AX40MIMO_Ant1_5550




11AX40MIMO_Ant0_5670




11AX40MIMO_Ant1_5670




11AX40MIMO_Ant0_5755



11AX40MIMO_Ant1_5755




11AX40MIMO_Ant0_5795




11AX40MIMO_Ant1_5795




11AX80MIMO_Ant0_5210




11AX80MIMO_Ant1_5210




11AX80MIMO_Ant0_5290




11AX80MIMO_Ant1_5290




11AX80MIMO_Ant0_5530




11AX80MIMO_Ant1_5530




11AX80MIMO_Ant0_5610



11AX80MIMO_Ant1_5610



11AX80MIMO_Ant0_5775



11AX80MIMO_Ant1_5775

Appendix C: Maximum power spectral density

Test Result

TestMode	Antenna	Channel	Result	Limit	Verdict
11A	Ant0	5180	10.11	<=11	PASS
	Ant1	5180	10.26	<=11	PASS
	Ant0	5200	9.84	<=11	PASS
	Ant1	5200	10.13	<=11	PASS
	Ant0	5240	9.22	<=11	PASS
	Ant1	5240	10.38	<=11	PASS
	Ant0	5260	10.19	<=11	PASS
	Ant1	5260	10.21	<=11	PASS
	Ant0	5280	10.06	<=11	PASS
	Ant1	5280	9.84	<=11	PASS
	Ant0	5320	9.66	<=11	PASS
	Ant1	5320	9.48	<=11	PASS
	Ant0	5500	10.15	<=11	PASS
	Ant1	5500	9.56	<=11	PASS
	Ant0	5580	9.87	<=11	PASS
	Ant1	5580	8.68	<=11	PASS
	Ant0	5700	8.36	<=11	PASS
	Ant1	5700	9.12	<=11	PASS
	Ant0	5745	11.35	<=30	PASS
	Ant1	5745	9.04	<=30	PASS
	Ant0	5785	10.27	<=30	PASS
	Ant1	5785	7.43	<=30	PASS
	Ant0	5825	10.14	<=30	PASS
	Ant1	5825	7.47	<=30	PASS
11N20SISO	Ant0	5180	10.35	<=11	PASS
	Ant1	5180	9.99	<=11	PASS
	Ant0	5200	9.58	<=11	PASS
	Ant1	5200	10.05	<=11	PASS
	Ant0	5240	9.07	<=11	PASS
	Ant1	5240	10.27	<=11	PASS
	Ant0	5260	10.4	<=11	PASS
	Ant1	5260	9.82	<=11	PASS
	Ant0	5280	10.02	<=11	PASS
	Ant1	5280	10.29	<=11	PASS
	Ant0	5320	9.56	<=11	PASS
	Ant1	5320	8.9	<=11	PASS
	Ant0	5500	10.67	<=11	PASS
	Ant1	5500	8.92	<=11	PASS
Ant0	5580	8.88	<=11	PASS	

	Ant1	5580	8.63	<=11	PASS
	Ant0	5700	7.69	<=11	PASS
	Ant1	5700	7.08	<=11	PASS
	Ant0	5745	10.97	<=30	PASS
	Ant1	5745	7.06	<=30	PASS
	Ant0	5785	9.92	<=30	PASS
	Ant1	5785	7.55	<=30	PASS
	Ant0	5825	8.84	<=30	PASS
	Ant1	5825	7.22	<=30	PASS
11N40SISO	Ant0	5190	8.85	<=11	PASS
	Ant1	5190	8.56	<=11	PASS
	Ant0	5230	8.42	<=11	PASS
	Ant1	5230	8.43	<=11	PASS
	Ant0	5270	9.46	<=11	PASS
	Ant1	5270	8.2	<=11	PASS
	Ant0	5310	8.9	<=11	PASS
	Ant1	5310	7.87	<=11	PASS
	Ant0	5510	9.05	<=11	PASS
	Ant1	5510	8.32	<=11	PASS
	Ant0	5550	8.12	<=11	PASS
	Ant1	5550	7.31	<=11	PASS
	Ant0	5670	6.6	<=11	PASS
	Ant1	5670	6.11	<=11	PASS
	Ant0	5755	7.75	<=30	PASS
	Ant1	5755	4.94	<=30	PASS
	Ant0	5795	8.67	<=30	PASS
	Ant1	5795	4.24	<=30	PASS
11AC20SISO	Ant0	5180	10.14	<=11	PASS
	Ant1	5180	9.27	<=11	PASS
	Ant0	5200	9.87	<=11	PASS
	Ant1	5200	10.25	<=11	PASS
	Ant0	5240	9.54	<=11	PASS
	Ant1	5240	10.46	<=11	PASS
	Ant0	5260	10.53	<=11	PASS
	Ant1	5260	10.21	<=11	PASS
	Ant0	5280	10.3	<=11	PASS
	Ant1	5280	10.74	<=11	PASS
	Ant0	5320	10	<=11	PASS
	Ant1	5320	9.99	<=11	PASS
	Ant0	5500	10.77	<=11	PASS
	Ant1	5500	10.11	<=11	PASS
	Ant0	5580	8.98	<=11	PASS
	Ant1	5580	8.62	<=11	PASS
	Ant0	5700	7.17	<=11	PASS

	Ant1	5700	7.19	<=11	PASS
	Ant0	5745	9.19	<=30	PASS
	Ant1	5745	8.93	<=30	PASS
	Ant0	5785	8.68	<=30	PASS
	Ant1	5785	7.71	<=30	PASS
	Ant0	5825	8.52	<=30	PASS
	Ant1	5825	6.48	<=30	PASS
11AC40SISO	Ant0	5190	7.24	<=11	PASS
	Ant1	5190	6.98	<=11	PASS
	Ant0	5230	6.65	<=11	PASS
	Ant1	5230	7.02	<=11	PASS
	Ant0	5270	7.04	<=11	PASS
	Ant1	5270	7.21	<=11	PASS
	Ant0	5310	7.04	<=11	PASS
	Ant1	5310	6.94	<=11	PASS
	Ant0	5510	6.89	<=11	PASS
	Ant1	5510	7.07	<=11	PASS
	Ant0	5550	6.11	<=11	PASS
	Ant1	5550	6.95	<=11	PASS
	Ant0	5670	4.29	<=11	PASS
	Ant1	5670	5.77	<=11	PASS
	Ant0	5755	6.03	<=30	PASS
	Ant1	5755	4.31	<=30	PASS
	Ant0	5795	5.47	<=30	PASS
Ant1	5795	3.76	<=30	PASS	
11AC80SISO	Ant0	5210	4.96	<=11	PASS
	Ant1	5210	4.34	<=11	PASS
	Ant0	5290	5.01	<=11	PASS
	Ant1	5290	4.33	<=11	PASS
	Ant0	5530	4.77	<=11	PASS
	Ant1	5530	2.83	<=11	PASS
	Ant0	5610	2.81	<=11	PASS
	Ant1	5610	3.04	<=11	PASS
	Ant0	5775	3.17	<=30	PASS
	Ant1	5775	3.44	<=30	PASS
11AX20SISO	Ant0	5180	10.61	<=11	PASS
	Ant1	5180	10.27	<=11	PASS
	Ant0	5200	10.18	<=11	PASS
	Ant1	5200	10.1	<=11	PASS
	Ant0	5240	10.64	<=11	PASS
	Ant1	5240	10.31	<=11	PASS
	Ant0	5260	10.17	<=11	PASS
	Ant1	5260	10.21	<=11	PASS
	Ant0	5280	10.34	<=11	PASS

	Ant1	5280	10.57	<=11	PASS
	Ant0	5320	10.82	<=11	PASS
	Ant1	5320	10.96	<=11	PASS
	Ant0	5500	10.79	<=11	PASS
	Ant1	5500	9.81	<=11	PASS
	Ant0	5580	9.12	<=11	PASS
	Ant1	5580	8.57	<=11	PASS
	Ant0	5700	7.4	<=11	PASS
	Ant1	5700	7.95	<=11	PASS
	Ant0	5745	8.4	<=30	PASS
	Ant1	5745	7.36	<=30	PASS
	Ant0	5785	7.78	<=30	PASS
	Ant1	5785	6.53	<=30	PASS
	Ant0	5825	7.97	<=30	PASS
	Ant1	5825	7.17	<=30	PASS
11AX40SISO	Ant0	5190	7.52	<=11	PASS
	Ant1	5190	7.49	<=11	PASS
	Ant0	5230	7.84	<=11	PASS
	Ant1	5230	7.57	<=11	PASS
	Ant0	5270	8.76	<=11	PASS
	Ant1	5270	7.86	<=11	PASS
	Ant0	5310	8.24	<=11	PASS
	Ant1	5310	8.5	<=11	PASS
	Ant0	5510	7.6	<=11	PASS
	Ant1	5510	8.49	<=11	PASS
	Ant0	5550	7.25	<=11	PASS
	Ant1	5550	7.44	<=11	PASS
	Ant0	5670	4.81	<=11	PASS
	Ant1	5670	6.27	<=11	PASS
	Ant0	5755	5.01	<=30	PASS
	Ant1	5755	4.57	<=30	PASS
	Ant0	5795	4.89	<=30	PASS
	Ant1	5795	3.92	<=30	PASS
11AX80SISO	Ant0	5210	4.38	<=11	PASS
	Ant1	5210	4.6	<=11	PASS
	Ant0	5290	5.77	<=11	PASS
	Ant1	5290	5.01	<=11	PASS
	Ant0	5530	4.93	<=11	PASS
	Ant1	5530	3.35	<=11	PASS
	Ant0	5610	3.05	<=11	PASS
	Ant1	5610	2.64	<=11	PASS
	Ant0	5775	3.78	<=30	PASS
Ant1	5775	2.54	<=30	PASS	
11N20MIMO	Ant0	5180	7.88	<=11	PASS

	Ant1	5180	7.87	<=11	PASS
	total	5180	10.89	<=11	PASS
	Ant0	5200	7.5	<=11	PASS
	Ant1	5200	8.05	<=11	PASS
	total	5200	10.79	<=11	PASS
	Ant0	5240	7.35	<=11	PASS
	Ant1	5240	7.64	<=11	PASS
	total	5240	10.51	<=11	PASS
	Ant0	5260	6.6	<=11	PASS
	Ant1	5260	7.95	<=11	PASS
	total	5260	10.34	<=11	PASS
	Ant0	5280	8.02	<=11	PASS
	Ant1	5280	7.33	<=11	PASS
	total	5280	10.70	<=11	PASS
	Ant0	5320	7.32	<=11	PASS
	Ant1	5320	7.92	<=11	PASS
	total	5320	10.64	<=11	PASS
	Ant0	5500	6.92	<=11	PASS
	Ant1	5500	6.07	<=11	PASS
	total	5500	9.53	<=11	PASS
	Ant0	5580	7.98	<=11	PASS
	Ant1	5580	7.41	<=11	PASS
	total	5580	10.71	<=11	PASS
	Ant0	5700	6.63	<=11	PASS
	Ant1	5700	4.89	<=11	PASS
	total	5700	8.86	<=11	PASS
	Ant0	5745	9.97	<=30	PASS
	Ant1	5745	5.58	<=30	PASS
	total	5745	11.32	<=30	PASS
	Ant0	5785	9.64	<=30	PASS
	Ant1	5785	10.18	<=30	PASS
	total	5785	12.93	<=30	PASS
	Ant0	5825	9.62	<=30	PASS
Ant1	5825	9.48	<=30	PASS	
total	5825	12.56	<=30	PASS	
11N40MIMO	Ant0	5190	4.55	<=11	PASS
	Ant1	5190	4.08	<=11	PASS
	total	5190	7.33	<=11	PASS
	Ant0	5230	4.5	<=11	PASS
	Ant1	5230	3.67	<=11	PASS
	total	5230	7.12	<=11	PASS
	Ant0	5270	3.66	<=11	PASS
	Ant1	5270	4.22	<=11	PASS
	total	5270	6.96	<=11	PASS

	Ant0	5310	3.67	<=11	PASS
	Ant1	5310	4.33	<=11	PASS
	total	5310	7.02	<=11	PASS
	Ant0	5510	4.92	<=11	PASS
	Ant1	5510	3.93	<=11	PASS
	total	5510	7.46	<=11	PASS
	Ant0	5550	4.26	<=11	PASS
	Ant1	5550	2.88	<=11	PASS
	total	5550	6.63	<=11	PASS
	Ant0	5670	4.94	<=11	PASS
	Ant1	5670	3.91	<=11	PASS
	total	5670	7.47	<=11	PASS
	Ant0	5755	4.4	<=30	PASS
	Ant1	5755	3.86	<=30	PASS
	total	5755	7.15	<=30	PASS
	Ant0	5795	3.52	<=30	PASS
	Ant1	5795	3.54	<=30	PASS
	total	5795	6.54	<=30	PASS
11AC20MIMO	Ant0	5180	7.82	<=11	PASS
	Ant1	5180	6.03	<=11	PASS
	total	5180	10.03	<=11	PASS
	Ant0	5200	8.12	<=11	PASS
	Ant1	5200	7.02	<=11	PASS
	total	5200	10.62	<=11	PASS
	Ant0	5240	7.35	<=11	PASS
	Ant1	5240	8.18	<=11	PASS
	total	5240	10.80	<=11	PASS
	Ant0	5260	7.88	<=11	PASS
	Ant1	5260	7.01	<=11	PASS
	total	5260	10.48	<=11	PASS
	Ant0	5280	6.01	<=11	PASS
	Ant1	5280	6.91	<=11	PASS
	total	5280	9.49	<=11	PASS
	Ant0	5320	7.29	<=11	PASS
	Ant1	5320	6.32	<=11	PASS
	total	5320	9.84	<=11	PASS
	Ant0	5500	7.82	<=11	PASS
	Ant1	5500	8.01	<=11	PASS
	total	5500	10.93	<=11	PASS
	Ant0	5580	7.13	<=11	PASS
	Ant1	5580	6.21	<=11	PASS
	total	5580	9.70	<=11	PASS
Ant0	5700	5.41	<=11	PASS	
Ant1	5700	6.38	<=11	PASS	

	total	5700	8.93	<=11	PASS
	Ant0	5745	6.89	<=30	PASS
	Ant1	5745	6.83	<=30	PASS
	total	5745	9.87	<=30	PASS
	Ant0	5785	6.18	<=30	PASS
	Ant1	5785	7.1	<=30	PASS
	total	5785	9.67	<=30	PASS
	Ant0	5825	6.96	<=30	PASS
	Ant1	5825	6.68	<=30	PASS
	total	5825	9.83	<=30	PASS
11AC40MIMO	Ant0	5190	4.83	<=11	PASS
	Ant1	5190	4.04	<=11	PASS
	total	5190	7.46	<=11	PASS
	Ant0	5230	4.21	<=11	PASS
	Ant1	5230	4.76	<=11	PASS
	total	5230	7.50	<=11	PASS
	Ant0	5270	3.77	<=11	PASS
	Ant1	5270	3.99	<=11	PASS
	total	5270	6.89	<=11	PASS
	Ant0	5310	4.71	<=11	PASS
	Ant1	5310	4.74	<=11	PASS
	total	5310	7.74	<=11	PASS
	Ant0	5510	4.47	<=11	PASS
	Ant1	5510	3.89	<=11	PASS
	total	5510	7.20	<=11	PASS
	Ant0	5550	3.72	<=11	PASS
	Ant1	5550	4.33	<=11	PASS
	total	5550	7.05	<=11	PASS
	Ant0	5670	4.28	<=11	PASS
	Ant1	5670	4.26	<=11	PASS
	total	5670	7.28	<=11	PASS
	Ant0	5755	3.23	<=30	PASS
	Ant1	5755	2.22	<=30	PASS
	total	5755	5.76	<=30	PASS
	Ant0	5795	2.5	<=30	PASS
	Ant1	5795	3.47	<=30	PASS
total	5795	6.02	<=30	PASS	
11AC80MIMO	Ant0	5210	2.86	<=11	PASS
	Ant1	5210	1.15	<=11	PASS
	total	5210	5.10	<=11	PASS
	Ant0	5290	2.11	<=11	PASS
	Ant1	5290	2.93	<=11	PASS
	total	5290	5.55	<=11	PASS
	Ant0	5530	2.22	<=11	PASS

	Ant1	5530	1.89	<=11	PASS
	total	5530	5.07	<=11	PASS
	Ant0	5610	1.27	<=11	PASS
	Ant1	5610	1.72	<=11	PASS
	total	5610	4.51	<=11	PASS
	Ant0	5775	1.85	<=30	PASS
	Ant1	5775	0.3	<=30	PASS
	total	5775	4.15	<=30	PASS
11AX20MIMO	Ant0	5180	7.16	<=11	PASS
	Ant1	5180	7	<=11	PASS
	total	5180	10.09	<=11	PASS
	Ant0	5200	7.08	<=11	PASS
	Ant1	5200	6.89	<=11	PASS
	total	5200	10.00	<=11	PASS
	Ant0	5240	7.4	<=11	PASS
	Ant1	5240	7.44	<=11	PASS
	total	5240	10.43	<=11	PASS
	Ant0	5260	7.45	<=11	PASS
	Ant1	5260	8.24	<=11	PASS
	total	5260	10.87	<=11	PASS
	Ant0	5280	7.73	<=11	PASS
	Ant1	5280	8.14	<=11	PASS
	total	5280	10.95	<=11	PASS
	Ant0	5320	7.7	<=11	PASS
	Ant1	5320	7.65	<=11	PASS
	total	5320	10.69	<=11	PASS
	Ant0	5500	8.09	<=11	PASS
	Ant1	5500	7.54	<=11	PASS
	total	5500	10.83	<=11	PASS
	Ant0	5580	6.6	<=11	PASS
	Ant1	5580	7.4	<=11	PASS
	total	5580	10.03	<=11	PASS
	Ant0	5700	6.17	<=11	PASS
	Ant1	5700	6.15	<=11	PASS
	total	5700	9.17	<=11	PASS
	Ant0	5745	5.44	<=30	PASS
	Ant1	5745	5.47	<=30	PASS
	total	5745	8.47	<=30	PASS
	Ant0	5785	5.78	<=30	PASS
	Ant1	5785	5.08	<=30	PASS
total	5785	8.45	<=30	PASS	
Ant0	5825	6.54	<=30	PASS	
Ant1	5825	5.45	<=30	PASS	
total	5825	9.04	<=30	PASS	

11AX40MIMO	Ant0	5190	4.69	<=11	PASS
	Ant1	5190	5.15	<=11	PASS
	total	5190	7.94	<=11	PASS
	Ant0	5230	5.33	<=11	PASS
	Ant1	5230	5.09	<=11	PASS
	total	5230	8.22	<=11	PASS
	Ant0	5270	6.03	<=11	PASS
	Ant1	5270	4.75	<=11	PASS
	total	5270	8.45	<=11	PASS
	Ant0	5310	5.21	<=11	PASS
	Ant1	5310	6.17	<=11	PASS
	total	5310	8.73	<=11	PASS
	Ant0	5510	6.46	<=11	PASS
	Ant1	5510	5.43	<=11	PASS
	total	5510	8.99	<=11	PASS
	Ant0	5550	4.45	<=11	PASS
	Ant1	5550	5.55	<=11	PASS
	total	5550	8.05	<=11	PASS
	Ant0	5670	4.59	<=11	PASS
	Ant1	5670	5.42	<=11	PASS
	total	5670	8.04	<=11	PASS
	Ant0	5755	2.8	<=30	PASS
	Ant1	5755	-0.91	<=30	PASS
	total	5755	4.34	<=30	PASS
Ant0	5795	2.32	<=30	PASS	
Ant1	5795	2.82	<=30	PASS	
total	5795	5.59	<=30	PASS	
11AX80MIMO	Ant0	5210	1.94	<=11	PASS
	Ant1	5210	2.01	<=11	PASS
	total	5210	4.99	<=11	PASS
	Ant0	5290	2.88	<=11	PASS
	Ant1	5290	2.56	<=11	PASS
	total	5290	5.73	<=11	PASS
	Ant0	5530	2.17	<=11	PASS
	Ant1	5530	1.16	<=11	PASS
	total	5530	4.70	<=11	PASS
	Ant0	5610	0.28	<=11	PASS
	Ant1	5610	1.54	<=11	PASS
	total	5610	3.97	<=11	PASS
	Ant0	5775	-0.29	<=30	PASS
	Ant1	5775	-0.2	<=30	PASS
	total	5775	2.77	<=30	PASS

Note: The Duty Cycle Factor is compensated in the graph.