

# Content Indexing

- 01.Index
- 02.Modify note
- 03.Block Diagram
- 04.Power Tree
- 05.System Power
- 06.RK3288 USB/HSIC Controler
- 07.USB HOST HUB/OTG Port
- 08.RK3288 RAM Controler
- 09.LPDDR3(178P)-2X32bit
- 10.Nand FLASH/eMMC/TF Card
- 11.RK3288 GPIO/POWER/Debug
- 12.HDMI OUT
- 13.eDP OUT/TP
- 14.RGB-EDP/LVDS OUT
- 15.RK3288 LCDC/I2S Controler
- 16.Audio/ALC5651/PA
- 17.RK3288 EthernetMAC Controler
- 18.10/100M-PHY/USB
- 19.RK3288 SDIO0 Controler
- 20.WIFI/BT
- 21.RK3288 Camera Interface
- 22.RS232
- 23.3G-miniPCIE

- 24.Customer Display
- 25.Printer/Cashbox

项目名称: CTD-RK3288台式机安卓主板

设计人员: \_\_\_\_\_


审核人员: \_\_\_\_\_

日期: \_\_\_\_\_


## 6 LAYERS PCB STACK

TOP(Signal1)	_____	Cu,thickness:0.7mil,Plating to 1oz
GND1	FR4,thickness:3.8mil,Dielectric Constant:4.3	Cu,thickness:1.5mil, 1oz
POWER	FR4,thickness:8mil,Dielectric Constant:4.3	Cu,thickness:1.5mil, 1oz
	FR4,thickness:adjust thickness according to the thickness of board ,Dielectric Constant:4.3	
Signal2	_____	Cu,thickness:1.5mil, 1oz
GND2	FR4,thickness:8mil,Dielectric Constant:4.3	Cu,thickness:1.5mil, 1oz
BOTTOM(Signal3)	FR4,thickness:3.8mil,Dielectric Constant:4.3	Cu,thickness:0.7mil,Plating to 1oz


厦门锐益达电子科技有限公司

Title			
Index			
Size A4	Document Number CTD-RK3288	Rev V3.0	
Date: Friday, November 18, 2022	Sheet 1	of 25	




Version	Date	Author	Change Note	Approved
8843_v1.0	2019.07.18	LIN LINGMIN	First Editor	
CTD-RK3288_v1.0	2019.12.02	LIN LINGMIN	<ol style="list-style-type: none"> <li>1. 阻抗说明HDMI层贴图错误;</li> <li>2. HDMI信号接口共模电阻补贴;</li> <li>3. VCC_DDR更改为1.225V,R196:4.99K<math>\Omega</math>/R0402--&gt;1K<math>\Omega</math>/R0402;R197:20K<math>\Omega</math>/R0402--&gt;47K<math>\Omega</math>/R0402;增加电容C35:1nF/0402;</li> <li>4. MASKROM烧写口电流160mA/5V左右;</li> <li>5. 钱箱控制需要更改,控制逻辑需要反向,按照windows方案;</li> <li>6. 主板加倒角;</li> <li>7. LPDDR3物料描述修正;</li> <li>8. U43及相关电路删除,U43不适合24V电路,直接短路到后端;</li> <li>9. 4G_P1W7上拉电阻去掉;</li> <li>10. SMBJ18CA物料封装描述有误,SMB;</li> <li>11. 客户要求,把打印机24V控制开关电路取消;</li> <li>12. 更新PCB散热器封装heat_sink_40x40;</li> <li>13. VDD_LED供电电源调整为3.3V;</li> <li>14. RTC电源VCC_RTC_BAT加串一个电阻;</li> <li>15. 喇叭左右声道CODEC到PA信号L/R对换;</li> <li>16. BOM的跳帽默认接法说明;</li> <li>17. DDR电源休眠电路不贴;</li> <li>18. LPDDR3的VDD1供电电源VCC18_DDR更改用LDO-1.8V供电,使能用VCC_DDR;</li> <li>19. 触摸屏电源3.3V更改为对应5V转3.3V-LDO输出;</li> <li>20. SIM卡座侧边固定脚钢网不开孔;</li> <li>21. HDMI增加工装测试TP点;</li> <li>22. 倒F拼板方式,工艺边增加SMT方向箭头标识;</li> <li>23. 板号变更为CTD-RK3288;</li> </ol>	
CTD-RK3288_v1.1	2020.10.13	LIN LINGMIN	<ol style="list-style-type: none"> <li>1. TP1_USB_DM/P更改到CN8的PIN4和PIN6脚,同时预留电阻R477,R496到原PIN10和PIN12脚;</li> <li>2. 更改R569:6.8K/R0402--&gt;3.6K/R0603;</li> <li>3. R121:120K/R0402--&gt;150K/R0402;R75:27K/R0402--&gt;31.6K/R0402;</li> <li>4. C852:4.7uF/C0603--&gt;22uF/C0603;</li> </ol>	<ol style="list-style-type: none"> <li>1. 客户增加副屏摄像头考虑;</li> <li>2. 副屏USB摄像头电流增大;</li> <li>3. 调整3G/4G电压VDD_3G为3.45V;</li> <li>4. 增大副屏USB摄像头电源电容;</li> </ol>
CTD-RK3288_v2.0	2021.02.03	LIN LINGMIN	<ol style="list-style-type: none"> <li>1. U25 USB HUB更换为FE1.1;</li> <li>2. 增加INCS8801S的PWD软件控制;</li> <li>3. 增加LVDS屏接口;</li> <li>4. 调整HDMI接口及DB9接口设计;</li> <li>5. 删除CPU晶振的分地电阻设计;</li> <li>6. WIFI更改为AP6256;</li> </ol>	
CTD-RK3288_v3.0	2021.04.26	LIN LINGMIN	<ol style="list-style-type: none"> <li>1. Audio codec: ALC5651--&gt;ES8316;</li> <li>2. PMIC:ACT8846--&gt;RK808-B;</li> <li>3. FAN_CTRL用于控制9.7inch LVDS LED;</li> </ol>	
	2021.08.06	LIN LINGMIN	1.MQ20:N-MOS,VIC1231DJ-->P-MOS,VIC1123DJ;	
	2022.08.06	LIN LINGMIN	1.EC_USB_EN2增加一个R554:100R/R0402电阻到EC_USB_EN1,R391:10K/R0402-->NC;	1.客户新增机型适配;





# RK808-B Power Diagram and Sequence



Power Name	PMIC Channel	Time Slot (step 2ms)	Default ON/OFF	default voltage	sleep ON/OFF
VDD_10	VLD03	slot:1	ON	1.0V	ON
VDD_CPU	DCDC1	slot:2	ON	1.1V	OFF
VDD_GPU	DCDC2	slot:3	ON	1.1V	OFF
VCC_DDR	DCDC3	slot:3	ON	DDR3 1.5V LPDDR 1.25V	ON
VCC_LOG	EX_DDC	slot:3A	ON	1.1V	ON
VCC_18	VLD07	slot:3	ON	1.8V	ON
VCC_TP	VLD01	slot:4	ON	1.8V	ON
VCC_10	DCDC4	slot:4	ON	3.3V	ON
VCCIO_SD	VLD05	slot:5	ON	3.3V	OFF
VCC_SD	VSW00T1	slot:5	ON	3.3V	OFF
VDD10_LCD	VLD06	N/A	OFF	1.0V	OFF
VCC18_LCD	VLD08	N/A	OFF	1.8V	OFF
VCCA_CODECC	VLD02	N/A	OFF	3.3V	OFF
VCC_WL	VLD04	N/A	OFF	1.8V	OFF
VCC_LCD	VSW00T2	N/A	OFF	3.3V	OFF




U1E  
MCU\_RK3288




HOST1 only support USB 2.0 profile.No support USB1.1

HOST2 can support both USB 2.0/1.1 profile.  
for sata

RK3288\_E



U1U  
MCU\_RK3288



Change R547 NC to 0R  
15.9.12

RK3288\_U

厦门锐益达电子科技有限公司

Title  
**RK3288 USB/HSIC Controller**


Size A4 Document Number  
**CTD-RK3288**




Rev  
V3.0

Date: Friday, November 18, 2022 Sheet 6 of 25


USB HUB1




PLACED CLOSE TO INTERFACE CON




Host1-HUB1  
 HUB-USB1 ===== 3G  
 HUB-USB2 ===== TP1  
 HUB-USB3 ===== TP0  
 HUB-USB4 ===== TP0  
 HUB-USB5 ===== RFID  
 HUB-USB6 ===== POWER BOARD  
 HUB-USB7 ===== Customer LED  
 HUB-USB7 ===== Printer




OTG PORT




HOST/DEVICE USB




HOST USB\*3 PORT AB




HOST USB+RJ45 PORT AB




HOST USB+RJ45 PORT AB




5V CON2







USB HUB2



PLACED CLOSE TO INTERFACE CON




OTG ===== USB\*3 JACK-USB HOST&DEVICE (Base One)  
 Host2-HUB2  
 HUB-USB1 ===== RJ&USB\*2 JACK-USB HOST  
 HUB-USB2 ===== RJ&USB\*2 JACK-USB HOST  
 HUB-USB3 ===== USB\*3 JACK-USB HOST  
 HUB-USB4 ===== USB\*3 JACK-USB HOST












RK3288\_B




Close to SD



TF CARD



TP On Bottom



RK3288\_P

NAND FLASH(Optional)


Note:  
Reserve a PAD.



使用 eMMC 1.8V IO 时, NAND flash 的 FLASH0\_RDY 上拉电阻不能贴, 否则 VCC IO 电压会偏到 VCC\_Flash 上, 造成 eMMC 没有读写时, VCC\_Flash 电压会被拉到 2.2-2.4V, 请参考默认使用 1.8V IO eMMC, 电阻更新为 0R, 不贴。


note: if use toshiba and sandisk DDR mode, R213 and R212 must be 0R.

接1.8V:1.8V  
悬空: 3.3V




Flash Power

Pull-up select




TP On Top  
TP13 1 FLASH0\_DQS/EMMC\_CLKO  
TP14 1


Note:  
Reserve a PAD.




U7B SDIM4C2-8G




eMMC






**RK3288\_D**


RK3288 PIN E22 (BS\_JTAG\_TRSTn) connect to GND, to solve GPIO probability pull-up-down set fail.




**RK3288\_G**




**RK3288\_F**




**Spread Spectrum Clock**



**KEYS**




For debug





**RK3288\_T**

**RECOVERY KEY**



**RK3288\_R**

**RK3288 FILTER**




**RK3288\_M**






LCD\_HSYNC <>> CD\_HSYNC (15)  
 LCD\_VSYNC <>> CD\_VSYNC (15)  
 LCD\_EN1 <>> CD\_EN1 (15)  
 LCD\_CLK <>> CD\_CLK (15)  
 LCD\_D0 <>> CD\_D0 (15)  
 LCD\_D1 <>> CD\_D1 (15)  
 LCD\_D2 <>> CD\_D2 (15)  
 LCD\_D3 <>> CD\_D3 (15)  
 LCD\_D4 <>> CD\_D4 (15)  
 LCD\_D5 <>> CD\_D5 (15)  
 LCD\_D6 <>> CD\_D6 (15)  
 LCD\_D7 <>> CD\_D7 (15)  
 LCD\_D8 <>> CD\_D8 (15)  
 LCD\_D9 <>> CD\_D9 (15)  
 LCD\_D10 <>> CD\_D10 (15)  
 LCD\_D11 <>> CD\_D11 (15)  
 LCD\_D12 <>> CD\_D12 (15)  
 LCD\_D13 <>> CD\_D13 (15)  
 LCD\_D14 <>> CD\_D14 (15)  
 LCD\_D15 <>> CD\_D15 (15)  
 LCD\_D16 <>> CD\_D16 (15)  
 LCD\_D17 <>> CD\_D17 (15)  
 LCD\_D18 <>> CD\_D18 (15)  
 LCD\_D19 <>> CD\_D19 (15)  
 LCD\_D20 <>> CD\_D20 (15)  
 LCD\_D21 <>> CD\_D21 (15)  
 LCD\_D22 <>> CD\_D22 (15)  
 LCD\_D23 <>> CD\_D23 (15)





IC4\_SCL <>> IC4\_SCL (11)  
 IC4\_SDA <>> IC4\_SDA (11)



IS\_SCLK <>> IS\_SCLK (15,16)  
 IS\_LRCK\_RX <>> IS\_LRCK\_RX (15,16)  
 IS\_LRCK\_TX <>> IS\_LRCK\_TX (15,16)  
 IS\_SDI <>> IS\_SDI (15,16)  
 IS\_SDIO <>> IS\_SDIO (15,16)  
 IS\_MCLK <>> IS\_MCLK (15,16)









SPDIF\_TX <>> SPDIF\_TX (15)



(15) SPDIF\_TX <>> SPDIF\_TX  
 TP53



DPO0P C345 0.1uF C0402 C EDPI\_TX0P  
 DPO0N C345 0.1uF C0402 C EDPI\_TX0N  
 DPO1P C345 0.1uF C0402 C EDPI\_TX1P  
 DPO1N C345 0.1uF C0402 C EDPI\_TX1N  
 DPO2P C472 100nF C0402 C EDPI\_TX2P  
 DPO2N C504 100nF C0402 C EDPI\_TX2N  
 DPO3P C468 100nF C0402 C EDPI\_TX3P  
 DPO3N C468 100nF C0402 C EDPI\_TX3N

### RGB-EDP




48 MISO Not connected in I2C mode  
 49 MOSI Connect to ground in I2C mode  
 50 SCK Connect to ground in I2C mode  
 51 CSB Connect to ground in I2C mode

### LVDS




差分线  
 LA0\_DATA0  
 LA0\_DATA1  
 LA0\_DATA2  
 LA0\_DATA3  
 LA0\_DATA4  
 LA0\_DATA5  
 LA0\_DATA6  
 LA0\_DATA7  
 LA0\_DATA8  
 LA0\_DATA9  
 LA0\_DATA10  
 LA0\_DATA11  
 LA0\_DATA12  
 LA0\_DATA13  
 LA0\_DATA14  
 LA0\_DATA15  
 LA0\_CLKN  
 LA0\_CLKP




异面线连接  
 CN2定义与屏端一致

S17200AABC: 20MHz-1MHz √  
 ILED=0.2V/R248 (4R590)

U1A  
MCU\_RK3288



U11  
MCU\_RK3288





LCD\_HSYNC → LCD\_HSYNC (14)  
 LCD\_VSYNC → LCD\_VSYNC (14)  
 LCD\_DEN → LCD\_DEN (14)  
 LCD\_CLK → LCD\_CLK (14)

LCD\_D0 → LCD\_D0 (14)  
 LCD\_D1 → LCD\_D1 (14)  
 LCD\_D2 → LCD\_D2 (14)  
 LCD\_D3 → LCD\_D3 (14)  
 LCD\_D4 → LCD\_D4 (14)  
 LCD\_D5 → LCD\_D5 (14)  
 LCD\_D6 → LCD\_D6 (14)  
 LCD\_D7 → LCD\_D7 (14)  
 LCD\_D8 → LCD\_D8 (14)  
 LCD\_D9 → LCD\_D9 (14)  
 LCD\_D10 → LCD\_D10 (14)  
 LCD\_D11 → LCD\_D11 (14)  
 LCD\_D12 → LCD\_D12 (14)  
 LCD\_D13 → LCD\_D13 (14)  
 LCD\_D14 → LCD\_D14 (14)  
 LCD\_D15 → LCD\_D15 (14)  
 LCD\_D16 → LCD\_D16 (14)  
 LCD\_D17 → LCD\_D17 (14)  
 LCD\_D18 → LCD\_D18 (14)  
 LCD\_D19 → LCD\_D19 (14)  
 LCD\_D20 → LCD\_D20 (14)  
 LCD\_D21 → LCD\_D21 (14)  
 LCD\_D22 → LCD\_D22 (14)  
 LCD\_D23 → LCD\_D23 (14)

I2S\_SCLK → I2S\_SCLK (16)  
 I2S\_LRCK\_RX → I2S\_LRCK\_RX (16)  
 I2S\_LRCK\_TX → I2S\_LRCK\_TX (16)  
 I2S\_SDI → I2S\_SDI (16)  
 I2S\_SDO0 → I2S\_SDO0 (16)  
 I2S\_MCLK → I2S\_MCLK (16)

SPDIF\_TX → SPDIF\_TX (14)

RK3288\_I



RK3288\_A

厦门锐益达电子科技有限公司


Title <b>RK3288 LCDC/I2S Controler</b>			 RYD
Size A4	Document Number <b>CTD-RK3288</b>	Rev V3.0	
Date: Friday, November 18, 2022	Sheet 15	of 25	










Table 41-1 RMII Interface Description

Module pin name	Direction	Pad name	IOMUX
RMII interface			
mac_clk	I/O	GPIO4_A[3]	GRF_GPIO4AL_IOMUX[14:12]=3'b011
mac_txen	O	GPIO4_A[4]	GRF_GPIO4AH_IOMUX[2:0]=3'b011
mac_txd1	O	GPIO3_D[5]	GRF_GPIO3DH_IOMUX[6:4]=3'b011
mac_txd0	O	GPIO3_D[4]	GRF_GPIO3DH_IOMUX[2:0]=3'b011
mac_rxdv	I	GPIO4_A[1]	GRF_GPIO4AL_IOMUX[6:4]=3'b011
mac_rxer	I	GPIO4_A[2]	GRF_GPIO4AL_IOMUX[10:8]=3'b011
mac_rxd1	I	GPIO3_D[7]	GRF_GPIO3DH_IOMUX[14:12]=3'b011
mac_rxd0	I	GPIO3_D[6]	GRF_GPIO3DH_IOMUX[10:8]=3'b011
Management interface			
mac_mdio	I/O	GPIO4_A[5]	GRF_GPIO4AH_IOMUX[5:4]=2'b11
mac_mdc	O	GPIO4_A[0]	GRF_GPIO4AL_IOMUX[1:0]=2'b11

U1Q  
MCU\_RK3288



RK3288\_Q




**厦门锐益达电子科技有限公司**

Title: **RK3288 EthernetMAC Controller**


Size: A4	Document Number: CTD-RK3288	Rev: V3.0
Date: Friday, November 18, 2022	Sheet: 17	of: 25




U1H  
MCU\_RK3288




RK3288\_H




厦门锐益达电子科技有限公司			
Title			
RK3288 SDIO0 Controller			
Size	Document Number	Rev	
A4	CTD-RK3288	V3.0	
Date:	Friday, November 18, 2022	Sheet 19 of 25	

- UART0\_RX >> UART0\_RX (19)
- UART0\_TX >> UART0\_TX (19)
- UART0\_CTS >> UART0\_CTS (19)
- UART0\_RTS >> UART0\_RTS (19)
- SDIO0\_D0 >> SDIO0\_D0 (19)
- SDIO0\_D1 >> SDIO0\_D1 (19)
- SDIO0\_D2 >> SDIO0\_D2 (19)
- SDIO0\_D3 >> SDIO0\_D3 (19)
- SDIO0\_CMD >> SDIO0\_CMD (19)
- SDIO0\_CLK >> SDIO0\_CLK (19)
- BT\_WAKE >> BT\_WAKE (19)
- WIFI\_REG\_ON >> WIFI\_REG\_ON (19)
- BT\_RST >> BT\_RST (19)
- WIFI\_HOST\_WAKE >> WIFI\_HOST\_WAKE (19)
- BT\_HOST\_WAKE >> BT\_HOST\_WAKE (19)
- RTC\_CLKOUT2 >> RTC\_CLKOUT2 (5)





**AP6234/AP6335/AP6255:37.4MHz  
Other:26MHz**



**Note:**  
Adjusted the load capacitance according to the crystal specification.



**OPTION 5**



**OPTION 3**

**OPTION 4**

For AP6255 R264/C289 KEEP NC;  
Default 1.8V for SDIO3.0, R263 NC, VDDIO=1.8V;  
3.3V only for SDIO2.0, R263 10K, VDDIO=3.3V;

Note:  
Yes:框内要贴  
No:框内不贴

OPTION	WIFI				BT4.0	Crystals	VDDIO	OPTION	3	4	5	
	a	b/g/n	ac	5GHz								
AP6181		Yes				26MHz	1.71-3.6V	AP6181	No	No	No	
AP6234	Yes	Yes		Yes	Yes	37.4MHz	1.6-3.4V	AP6234	No	No	No	
AP6330	Yes	Yes		Yes	Yes	26MHz	1.2-2.9V	AP6330	No	No	No	
AP6335	Yes	Yes	Yes	Yes	Yes	37.4MHz	1.71-3.63V	AP6335	No	Yes	Yes	
AP6212		Yes			Yes	26MHz		AP6212	No	No	No	
<b>DEFAULT</b>	<b>AP6255 /AP6256</b>	<b>Yes</b>	<b>Yes</b>	<b>Yes</b>	<b>Yes</b>	<b>37.4MHz</b>	<b>1.71-3.63V / 1.62-3.63V</b>	<b>AP6255 /AP6256</b>	<b>No</b>	<b>NO/1.8V YES/3.3V</b>	<b>Yes</b>	<b>BT4.2 /BT5.0</b>


厦门锐益达电子科技有限公司

Title: **WIFI/BT**


Size: Custom Document Number: **CTD-RK3288** Rev: V3.0

Date: Friday, November 18, 2022 Sheet: 20 of 25







TTL-UART1 TO RS232-UART1




TTL-UART3 TO RS232-UART3




RS232-UART3 DB9



TTL-UART4 TO RS232-UART4






TTL-UART2 TO RS232-UART2





RS232-UART2 CON

串口0 ===== BT  
 串口1 ===== RS232  
 串口2 ===== Debug/RS232  
 串口3 ===== RS232  
 串口4 ===== RS232





RS232-UART4 CON








**注意封装尺寸**  
 H15 H16  
 NC/Screw Hole Screw Hole  
**PCIE接口板铜螺母螺丝孔**  
 内径4.0MM






CLK and DATA  
 Separate grounding is required.



Note (For more suggestions, please refer to the SPEC of the wireless IC):





- 1.RF traces need 50R impedance .
- 2.Wireless`s components need to add some magnetic shield, the whole other devices also require rigorous screening. (Such as DDR and master, diverted to the outer shielding shell alignment inner need to go out after the series resistor to reduce interference.)
- 3.Wireless`s antenna must be as far from other devices as possible and have a clearance zone around the antenna.
- 4.Wireless`s antenna must be select a large area material, and placed on the top of the board, and try to rely on the same layer.
- 5.Under of RF alignment do not have any power traces or any data traces .














Placed in the same area on bottom.



















Title		
<b>S1_RP80</b>		
Size	Document Number	Rev
A	01-CONNECTOR	V1.0
Date:	Friday, January 21, 2022	Sheet 1 of 4



Title		
S1_RP80		
Size	Document Number	Rev
B	02-MCU	V1.0
Date:	Friday, January 21, 2022	Sheet 2 of 4




Title		
<b>S1_RP80</b>		
Size	Document Number	Rev
A4	03-MOTOR DRIVER	V1.0
Date:	Friday, January 21, 2022	Sheet 3 of 4




Title		
<b>S1_RP80</b>		
Size	Document Number	Rev
A4	04-CAPD	V1.0
Date:	Friday, January 21, 2022	Sheet 4 of 4

# AP6256 Outline



AP6255 SDIO 2.0/3.0 user guide for sdio\_vsel  
 Default pull = 1  
 SDIO\_VDDIO 1.8V  
 SDIO interface voltage.  
 1 = 1.8V,  
 0 = 3.3V.  
 Default is 1.8V.

<b>AMPAK Technology co.,Ltd</b>			
Title:			
Size: c	File: AP6256 Module Schematic	Sheet: 4	of 1
Directory: <design name>			Rev: 00
Design: Harry	Appvd:	Now date: 106/09/05	Present date:




Tie To VDDIO select SDIO/PCIE mode  
 "0" strapping for PCIE only.  
 "1" strapping for SDIO only.

Default is PCIE. Pull high during  
 POR to select SDIO.

SYN43456




<b>AMPAK Technology co,Ltd</b>			
<b>Title:</b>			
<b>Size:</b> c	<b>File:</b> AP6256 Module Schematic	<b>Sheet:</b> 4 of 2	
<b>Directory:</b> <design name>			<b>Rev:</b> 01
<b>Design:</b> <b>Harry</b>	<b>Appvd:</b>	<b>Now date:</b> 105/09/05	<b>Present date:</b>



SYN43456

<b>AMPAK Technology co,Ltd</b>			
Title:			
Size: c	File: <b>AP6256 Module Schematic</b>	Sheet: 4	of 3
Directory: <design name>			Rev: 00
Design: <b>Harry</b>	Appvd:	Now date: 106/09/05	Present date:





<b>AMPAK Technology co,Ltd</b>			
Title:			
Size: c	File: AP6256 Module Schematic	Sheet: 4	of 4
Directory: <design name>			Rev: 00
Design: Harry	Appvd:	Now date: 106/09/05	Present date: