










When RTL8881AN pin83 for LDO_OUT then adding C236,C237 near to RTL8881AN







Model: CPE5450, CPE5450 Master, CPE5450 Slave, CPE5450CD, CPE5450AP, CPE5450FIT CPE80RCPE5300, 1200AP

<Variant Name>			
Title			
CPE5450			
Size	Document Number	Rev	
Custon	POWER/JTAG/UART/LED/PCM/IIS/GPIO	V712	
Date:	Sheet	2	of 7






Ethernet Transformer



10pF for lowing EMI

<Variant Name>		
Title		
CPE5450		
Size	Document Number	Rev
B	10/100M Ethernet Switch	V712
Date:	Sheet 4 of 7	




Firmware Ctl	ck_m2x_freq_sel[0]
PIN_P_TXD0	ck_m2x_freq_sel[1]
PIN_P_TXD1	ck_m2x_freq_sel[2]
PIN_P_TXD2	ck_m2x_freq_sel[3]
PIN_P_TXCTL	ck_m2x_freq_sel[4]

DDR2 CLK default is 193.75MHz

ck_Mem_freq_sel[4:0] (MHZ)

00000:106.25	00001:112.5	00010:118.75	00011:127	00100:131.25	00101:137.5	00110:143.75	00111:150
01000:156.25	01001:162.5	01010:168.75	01011:175	01100:181.25	01101:187.5	01110:193.75	01111:200
10000:212.5	10001:225	10010:237.5	10011:250	10100:262.5	10101:275	10110:287.5	10111:300
11000:312.5	11001:325	11010:337.5	11011:350	11100:362.5	11101:375	11110:387.5	11111:400

pin name		function name	function detail	
			boot_select[2:0]	
PIN_WBB5		boot_sel[0]	000: SPI	100: ROM0_1
PIN_WBB4		boot_sel[1]	001: ROM1	101: ROM0_2
PIN_WBB3		boot_sel[2]	010: NFBI	110: ROM0_3
			011: NAND	111: ROM0_4
			DRAM_TYPE[0]_INV	
PIN_WBB2		DRAM_TYPE[0]_INV	1=DDR1	
			0=DDR2 (Default)	
			DRAM_TYPE[1]	
PIN_WBB1		DRAM_TYPE[1]	1=DDR	
			0=SDR (Default)	
			sel_40m	
PIN_JTAG_TDO		Sel_40m	1=40MHZ	
			0=25MHZ (default)	
			strap_test_mode	
PIN_PCIE_RSTN		Test_mode	1=TEST mode	
			0=Normal mode (default)	
			dbg_olt_mode[1:0]	
PIN_WBB0		dbg_olt_mode[1]	10: EXT PHYmode (Default)	
PIN_FCS0_N		dbg_olt_mode[0]	11: Analog PHYmode	
			00: en_olt_auto_test	
			01: strap_ctl_sys_dbg_sel	



<Variant Name>

Title

CPE5450

Size
A







Document Number

Configure Interface



Rev
V712

Date:

Sheet 5 of 7



<Variant Name>		
Title		
CPE5450		
Size		
B		
Document Number		
USB/PCI-E		
Rev		
V712		
Date:		
Sheet 6 of 7		



State	CTX	CRX	LEN
ANT – TX (Transmit Mode)	H	L	L
ANT – RX (Receive High Gain Mode)	L	H	H
ANT – RX (Receive Bypass Mode)	L	H	L

