

GM500_U1A

HARDWARE DEVELOPMENT GUIDE

Version: V1.1 Date: 2018-04-28

LTE Module Series



REVISION HISTORY

| Version | Date | Description |
|---------|------------|----------------------------------|
| 1.0 | 2018-04-18 | 1 st released version |



ABOUT THIS DOCUMENT

A. Application Range

This document is the Product Technical Specification for the GM500_U1A GSM/WCDMA/LTE-FDD module. It defines the high level product features and illustrates the interface for these features. This document is intended to cover the hardware aspects of the product, including electrical and mechanical.

B. Reading Note

The symbols below are the reading notes you should pay attention on:





C. Purpose

This document provides the hardware solutions and development fundamentals for a product with the module. By reading this document, the user can have an overall knowledge of the module and a clear understanding of the technical parameters. With this document, the user can successfully fulfill the application and development of wireless Internet product or equipment.

Besides the product features and technical parameters, this document also provides the product reliability tests and related testing standards, RF performance indexes and a guide on the design of user circuits, to provide the user with a complete design reference.



To ensure the module manufacturing and welding quality, do as the chapter 7 of Manufacturing Guide in this document. The force on the squeegee should be adjusted so as to produce a clean stencil surface on a single pass and ensure the module soldering quality.

D. Abbreviations

Table below is a list of abbreviations involved in this document, as well as the English full names.

| Abbreviations | Full Name | |
|---------------|---|--|
| 3GPP | Third Generation Partnership Project | |
| AP | Another name of DTE | |
| CHAP | Challenge Handshake Authentication Protocol | |
| CE | European Conformity | |
| CMOS | Complementary Metal Oxide Semiconductor | |
| DCE | Data Communication Equipment | |
| DL | Downlink | |
| DTE | Data Terminal Equipment | |
| EIA | Electronic Industries Association | |
| EMC | Electromagnetic Compatibility | |
| ESD | Electro-Static discharge | |
| ESR | Equivalent Series Resistance | |
| FDD | Frequency Division Duplex | |
| GPIO | General-purpose I/O | |
| LCC | Leadless Chip Carrier | |



| LDO | Low-Dropout | |
|--|---|--|
| LED | Light Emitting Diode | |
| LTE | Long Term Evolution | |
| ME | Mobile Equipment | |
| MO | Mobile Origination Call | |
| MT | Mobile Termination Call | |
| MSB | Most Significant Bit | |
| | | |
| PC | Personal Computer | |
| PCB | Printed Circuit Board | |
| PDA | Personal Digital Assistant | |
| PDU | Protocol Data Unit | |
| PAP | Password Authentication Protocol | |
| PPP | Point to Point Protocol | |
| RTC | Real Time Clock | |
| SMS | Short Messaging Service | |
| SMT | Surface Mount Technology | |
| SPI | Serial Peripheral Interface | |
| TBD | To Be Determined | |
| ТСР | Transmission Control Protocol | |
| TIS | Total Isotropic Sensitivity | |
| TRP | Total Radiated Power | |
| TVS | Transient Voltage Suppressor | |
| UART | Universal Asynchronous Receiver-Transmitter | |
| UDP | User Datagram Protocol | |
| UL | Up Link | |
| USB | Universal Serial Bus | |
| USIM | Universal Subscriber Identity Module | |
| URC | Unsolicited result code | |
| VIH | Logic High level of input voltage | |
| VIL | Logic Low level of input voltage | |
| VOH Logic High level of output voltage | | |
| VOL | Logic Low level of output voltage | |
| | | |



SAFETY INFORMATION

The following safety precautions must be observed during all phases of the operation, such as usage, service or repair of any cellular terminal or mobile incorporating ME3610 module. Manufacturers of the cellular terminal should send the following safety information to users and operating personnel and to incorporate these guidelines into all manuals supplied with the product. If not so, GOSUNCN does not take on any liability for customer failure to comply with these precautions.



Full attention must be given to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a hands free kit) cause distraction and can lead to an accident. You must comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. Make sure it switched off. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. Consult the airline staff about the use of wireless devices on boarding the aircraft, if your device offers a Airplane Mode which must be enabled prior to boarding an aircraft.



Switch off your wireless device when in hospitals or clinics or other health care facilities. These requests are designed to prevent possible interference with sensitive medical equipment.



GSM cellular terminals or mobiles operate over radio frequency signal and cellular network and cannot be guaranteed to connect in all conditions, for example no mobile fee or an invalid SIM card. While you are in this condition and need emergent help, please remember using emergency call. In order to make or receive call, the cellular terminal or mobile must be switched on and in a service area with adequate cellular signal strength.



Your cellular terminal or mobile contains a transmitter and receiver. When it is on, it receives and transmits radio frequency energy. RF interference can occur if it is used close to TV set, radio, computer or other electric equipment.



In locations with potentially explosive atmospheres, obey all posted signs to turn off wireless devices such as your phone or other cellular terminals. Areas with potentially explosive atmospheres including fuelling areas, below decks on boats, fuel or chemical transfer or storage facilities, areas where the air contains chemicals or particles such as grain, dust or metal powders.



CONTENTS

| 1. Product Overview | |
|--|-----|
| 1.1. General Description | 11 |
| 1.2. Key Features 11 | |
| 1.3. Function Diagram | 12 |
| 1.4. Evaluation Board | 13 |
| 2. Application Interface | 4.4 |
| 2.1. General Description | |
| | 14 |
| 2.2. Pin Assignment 142.3. Pin Description 16 | |
| 2.4. Power Supply 22 | |
| 2.4.1. Power Supply Pins | 25 |
| 2.4.2. Decrease Voltage Drop | |
| 2.4.3. Reference Circuit of Power Supply | |
| 2.4.3. Reference Circuit of Power Supply | |
| 2.6. Turn off Scenarios | |
| 2.7. Reset Scenarios 26 | 22 |
| 2.8. USIM Card Interface | 25 |
| 2.8.1. Description of PINs | 25 |
| 2.8.2. Design Considerations for USIM Card Holder | |
| 2.9 LISB Interface 31 | |
| 2.10. UART Interface | 33 |
| 2.10.1. UART CONNECTION | |
| 2.10.2. UART LEVEL MATCH | |
| 2.10.3. Use ic for level switch | |
| 2.11. Network Status Indication | |
| 2.12. POWER_ON/OFF Status Indicator ON_STATE | |
| 2.13. ADC Interface 43 | |
| 2.14. WAKEUP_IN Signal | 43 |
| 2.15. WAKEUP OUT Signal | |
| 2.16. GPIO Interface 46 | |
| | |
| 3. Antenna Interface | 47 |
| 3.1. Pin Definition 47 | |
| 3.2. Reference Design | 47 |
| 3.3. Reference PCB Layout of Antenna | 49 |
| 3.4. Suggestions for EMC & ESD Design | 49 |
| 3.4.1. EMC Design Requirements | 49 |
| 3.4.2. ESD Design Requirements | 49 |
| 3.5. Test Methods for Whole-Set Antenna OTA | 50 |



| 4. Electrical, Reliability and Radio Characteristics | 51 |
|--|----|
| 4.1. Absolute Maximum Ratings | 51 |
| 4.2. Operating Temperature | 51 |
| 4.3. Electrostatic Discharge | 51 |
| 4.4. GM500_U1A Test | 51 |
| 4.4.1. Current Consumption | 51 |
| 4.4.2. RF Output Power | 52 |
| 4.4.3. RF Receiving Sensitivity | 52 |
| 4.5. GNSS Technical Parameters | 52 |
| • | |
| 5. Mechanical Dimensions | |
| 5.1. Mechanical Dimensions of the Module | |
| 5.2. Footprint of Recommendation | 55 |
| 6. Related Test & Test Standard | |
| | |
| 6.1. Testing Reference | |
| 6.2. Description of Testing Environment | |
| 6.3. Reliability Testing Environment | 57 |
| 7. SMT Process and Baking Guide | 58 |
| 7.1. Storage Requirements | |
| 7.2. Module Plainness Standard | |
| 7.3. Process Routing Selection | |
| 7.3.1. Solder Paste Selection | |
| 7.3.2. Design of module PAD's steel mesh opening on main board | |
| 7.3.3. Module Board's SMT process | 59 |
| 7.3.4. Module Soldering Reflow Curve | 60 |
| 7.3.5. Reflow method | 61 |
| 7.3.6. Maintenance of defects | 61 |
| 7.4. Module's Baking Requirements | 61 |
| 7.4.1. Module's Baking Environment | |
| 7.4.2. Baking device and operation procedure | 62 |
| 7.4.3. Module Baking Conditions | 62 |
| | |
| 8. Federal Communication Commission Interference Statement | 62 |



TABLES

| Table 1-1 | GM500_U1A Supported Band | 11 |
|------------|--|----|
| Table 1-2 | GM500_U1A Key Features | 11 |
| Table 2-1 | IO Parameters Definition | 16 |
| Table 2-2 | Logic levels Description | 16 |
| Table 2-3 | Pin Description | 16 |
| Table 2-4 | Power Supply | 22 |
| Table 2-5 | Definition of POWER_ON | 24 |
| Table 2-6 | Power-on Time | 25 |
| Table 2-7 | Power-off Time | |
| Table 2-8 | Pin Definition of the USIM Interface | |
| Table 2-9 | Pin Description of Molex USIM Card Holder | 30 |
| Table 2-10 | Pin Description of Amphenol USIM Card Holder | 31 |
| Table 2-11 | USB Pin Description | 32 |
| Table 2-12 | Pin Definition of the Main UART Interface | 33 |
| Table 2-13 | Pin Definition of the Debug UART Interface | 34 |
| Table 2-14 | Pin Definition of Network Indicator | 42 |
| Table 2-15 | Working State of the Network Indicator | 42 |
| Table 2-16 | Pin Definition of ON_STATE | 42 |
| Table 2-17 | Pin Definition of the ADC | 43 |
| Table 2-18 | Characteristic of the ADC | 43 |
| Table 2-19 | Pin Definition of WAKEUP_IN | 43 |
| Table 2-20 | Pin Definition of WAKEUP_OUT | 45 |
| Table 2-21 | Pin Definition of GPIO | 46 |
| Table 3-1 | Pin Definition of Antenna | 47 |
| Table 4-1 | Absolute Maximum Ratings | 51 |
| Table 4-2 | Operating Temperature | 51 |
| Table 4-3 | ESD characteristic | 51 |
| Table 4-4 | Averaged standby DC power consumption [1] | 51 |
| Table 4-5 | Averaged working current [1] | 51 |



| Table 4-6 | Averaged working current [2] | 5 | 52 |
|------------|--|---|----|
| Table 4-7 | Conducted RF Output Power | 5 | 52 |
| Table 4-8 | Conducted RF Receiving Sensitivity Typical Value [1] | 5 | 52 |
| Table 4-9 | Conducted RF Receiving Sensitivity Typical Value [2] | 5 | 52 |
| Table 4-10 | GNSS Technical Parameters | 5 | 52 |
| | Testing Standard | | |
| | Testing Environment | | |
| Table 6-3 | Testing Instrument & Device | 5 | 57 |
| Table 6-4 | Reliability Features | 5 | 57 |
| Table 7-1 | Baking parameters | 5 | 58 |
| Table 7-2 | LCC module PAD's steel mesh opening | 5 | 58 |





FIGURES

| Figure 1–1 | System Connection Structure | . 13 |
|-------------|---|------|
| Figure 2–1 | Pin Assignment | . 16 |
| Figure 2–2 | The input reference circuit of VBAT | |
| Figure 2–3 | Reference circuit of DC-DC | |
| Figure 2–4 | Reference circuit of LDO | . 23 |
| Figure 2–5 | Reference circuit of POWER_ON | . 24 |
| Figure 2–6 | Timing of Turning on Mode | . 25 |
| Figure 2–7 | Timing of Turning off Mode | |
| Figure 2–8 | reference circuit to reset module | |
| Figure 2–9 | Timing of Reset Mode | . 27 |
| Figure 2–10 | Reference Circuit of the 8 Pin USIM Card | |
| Figure 2–11 | Reference Circuit of the 6 Pin USIM Card | . 29 |
| Figure 2–12 | Molex 91228 USIM Card Holder | . 30 |
| Figure 2–13 | Amphenol C707 10M006 512 2 USIM Card Holder | . 31 |
| Figure 2–14 | Reference Circuit of USB Application | . 32 |
| Figure 2–15 | Reference Circuit of USB Communication between module and AP | . 32 |
| Figure 2–16 | Reference circuit of USB when USB is not the desired function | . 33 |
| Figure 2–17 | Schematic of 8-wire UART Connection | . 34 |
| Figure 2–18 | Schematic of 3-wire UART Connection | . 34 |
| Figure 2–19 | Schematic of 4-wire UART Connection | . 35 |
| Figure 2–20 | Recommended TXD circuit | . 36 |
| Figure 2–21 | Recommended RXD circuit | . 37 |
| Figure 2–22 | Recommended RTS circuit | . 38 |
| Figure 2–23 | Recommended CTS circuit | . 39 |
| Figure 2–24 | Recommended 8-wires UART level switch circuit | . 40 |
| Figure 2–25 | Recommended 4-wires UART level switch circuit | . 41 |
| Figure 2–26 | Recommended 2-wires UART level switch circuit | . 41 |
| Figure 2–27 | The test point of debug UART | . 41 |
| Figure 2–28 | Reference Circuit of the Network Indicator | . 42 |
| Figure 2–29 | WAKEUP_IN input sequence | . 44 |



| Figure 2–30 | Connections of the WAKEUP_IN pin | 14 |
|-------------|--|----------------|
| Figure 2–31 | The output signal of WAKEUP_OUT | 45 |
| Figure 2–32 | Connections of the WAKEUP_OUT pin | 45 |
| Figure 3–1 | Reference Circuit of Antenna Interface | 1 8 |
| Figure 3–2 | Reference Circuit of GNSS Antenna | 1 8 |
| Figure 3–3 | The OTA test system of CTIA | 50 |
| Figure 5–1 | GM500_U1A Top and Side Dimensions | 53 |
| Figure 5–2 | GM500_U1A Bottom Dimensions | 54 |
| Figure 5–3 | Recommended Footprint | 55 |
| Figure 7–1 | Module Board's Steel Mesh Diagram | 59 |
| Figure 7–2 | Material Module Pallet | 59 |
| Figure 7–3 | Tape Reel Dimension | 50 |
| Figure 7–4 | Module Furnace Temperature Curve Reference Diagram | 51 |



1. PRODUCT OVERVIEW

1.1. GENERAL DESCRIPTION

GM500_U1A is a LTE/WCDMA/GSM wireless communication module with LCC interface. It is widely applied to but not limited to the various products and equipment such as laptops, vehicle-mounted terminals, and electric devices, by providing data services.

Customer can choose the dedicated type based on the wireless network configuration and using area. The following table shows the entire radio band configuration of GM500_U1A.

Table 1-1 GM500_U1A Supported Band

| PID | RF support | RF Band | Transmit Frequency (TX) | Receive Frequency (RX) |
|-----------------|------------|---------|-------------------------|------------------------|
| GM500_U1A(CAT4) | I) LTE FDD | B2 | 1850 to 1910 MHz | 1930 to 1990 MHz |
| | | B4 | 1710 to 1755 MHz | 2110 to 2155 MHz |
| | | B5 | 824 to 849 MHz | 869 to 894 MHz |
| | | B12 | 698 to 716 MHz | 728 to 746 MHz |
| | WCDMA | B2 | 1850 to 1910 MHz | 1930 to 1990 MHz |
| | | B5 | 824 to 849 MHz | 869 to 894 MHz |
| | | 850 | 824.2 to 848.8MHz | 869.2 to 893.8 MHz |
| | | 1900 | 1850.2 to 1909.8 MHz | 1930.2 to 1989.8MHz |

1.2. KEY FEATURES

The table below describes the detailed features of the GM500_U1A module.

Table 1-2 GM500_U1A Key Features

| Feature | Description | | |
|--|--|------------------------|--|
| Physical | Small form factor-30 mm × 30 mm × 2.3mm LCC with 80 pins | | |
| Power Supply | The range of voltage supply is 3.4V-4.2V, typi | cal value is 3.8V | |
| Frequency Bands | U1A | LTE FDD: B2,B4 ,B5,B12 | |
| | (for America) | WCDMA: B2,B5 | |
| Rx Diversity | U1A | LTE FDD:B2,B4,B5,B12 | |
| | | WCDMA:B2,B5 | |
| Transmission Rate | LTE FDD (CAT4): Max 150Mbps(DL)/Max 50Mbps(UL) | | |
| Network Protocols Support TCP/PPP/UDP/FTP protocols | | | |
| Support PAP, CHAP protocols used for PPP connection. | | nnection. | |
| USIM Interface | 1.8V/3V support | | |
| | SIM extraction/hot plug detection | | |
| | Support SIM and USIM | | |
| UART Interface | Support two UART interface: main UART interface and debug UART interface | | |



| | Main UART interface: |
|--------------------|--|
| | Eight lines on main UART interface |
| | Support RTS and CTS hardware flow control |
| | Baud rate can reach up to 921600 bps,115200 bps by default |
| | Used for AT command, data transmission or firmware upgrade |
| | Debug UART interface: |
| | Two lines on debug UART interface, can be used for software debug, firmware upgrade |
| USB Interface | Compliant with USB 2.0 specification (slave only) |
| | Used for AT command communication, data transmission, software debug and firmware upgrade. |
| USB Driver | Support Windows XP, Windows Vista, Windows 7, Windows 8, Windows 10, |
| | Windows CE5.0/6.0 and later, |
| | Linux 2.6.20 and later, |
| | Android 2.3 / 4.X/ 5.X |
| SDIO interface | 1.8V support (full speed) 4bits,SDIO compatible to WLAN (802.11) |
| Antenna Interface | Include main antenna ,diversity antenna and GNSS antenna |
| Rx-diversity | Support WCDMA/LTE Rx-diversity |
| AT commands | Compliant with 3GPP TS 27.007,27.005 and GOSUNCN enhanced AT commands |
| Network Indication | Use LED_MODE to indicate network connectivity status |
| SMS | Text and PDU mode |
| | Point to point MO and MT |
| | SMS saving/reading to SIM card or module storage |
| | SMS cell broadcast |
| Temperature Range | Normal operation: -30°C to +75°C |
| | Restricted operation: -40°C~ -30°C and +75°C~ +85°C ¹⁾ |
| | Storage temperature: -40°C to +85°C |
| Firmware Upgrade | USB interface or UART interface or OTA(WEFOTA) |

1.3. FUNCTION DIAGRAM

The figure below shows a block diagram of the GM500_U1A and illustrates the major functional parts.

- Power management
- Baseband
- Memory
- RF send-receive
- Peripheral interface
 - --UART interface
 - --USIM card interface
 - --USB interface
 - --SDIO interface
 - --SPI interface



- --I2C interface
- --ADC interface
- --Status interface (LED)




Figure 1–1 System Connection Structure

1.4. EVALUATION BOARD

In order to help you to develop applications with GM500_U1A, GOSUNCN supplies an evaluation board (G2000/GE2015), RS-232 to USB cable, USB data cable, power adapter, antenna and other peripherals to control or test the module. For details, please refer to the related document [GE2015 Dev Board User Guide].

2. APPLICATION INTERFACE

2.1. GENERAL DESCRIPTION

GM500_U1A is equipped with an 80-pin 0.72mm pitch SMT pads plus 16-pin ground pads and reserved pads that connect to customer's cellular application platform. Sub-interface included in these pads is described in detail in the following chapters:

- · Pin assignment
- Pin description
- Power supply
- Turn on/off scenarios
- USIM interface
- USB interface
- UART interface
- Network status indication
- ADC interface
- WAKEUP_IN signal
- WAKEUP_OUT signal
- · GPIO interface

2.2. PIN ASSIGNMENT

The following figure shows the pin assignment of the GM500_U1A module.








Figure 2–1 Pin Assignment



Keep all NC pins unconnected.

2.3. PIN DESCRIPTION

The following table shows the IO Parameters Definition.

Table 2-1 IO Parameters Definition

| Туре | Description |
|------|----------------------------|
| 10 | Bidirectional input/output |
| DI | Digital input |
| DO | Digital output |
| PI | Power input |
| PO | Power output |
| AI | Analog input |
| AO | Analog output |
| OD | Open drain |

The logic levels are described in the following table.

Table 2-2 Logic levels Description

| Parameter | Min | Max | Unit |
|-----------|-------------|--------------|------|
| VIH | 0.65*VDD_IO | VDD_IO+0.3 | V |
| VIL | -0.3 | 0.35* VDD_IO | V |
| VOH | VDD_IO-0.45 | VDD_IO | V |
| VOL | 0 | 0.45 | V |



VDD_IO is the voltage level of pins.

The following tables show the GM500_U1A's pin definition.

Table 2-3 Pin Description

| Power Supply | | | | | | | |
|--------------|--|-----|-----------------------------------|--|---|--|--|
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment | | |
| V_BAT | 50.51 | PI | Power supply for module | Vmax = 4.2V Vmin = 3.4V Vnorm = 3.8V | It must be able to provide sufficient current in a transmitting burst which typically rises to 2.0A | | |
| VREF_1V8 | 5 | РО | Provide 1.8V for external circuit | Vnorm = 1.8V Imax = 300mA | Power supply for external GPIO'S pull up circuits | | |
| PLL_1V8 | 4 | PO | Provide 1.8V for external circuit | Vnorm = 1.8V Imax = 20mA | This pin can only be used for WiFi interface, and can left unconnected when not used. | | |
| GND | 3,9,11,20,21,31,36, 46,49,52, 61,63,78, | | Ground | | | | |

| | 80, | | | | |
|-------------------|---------|-----|----------------------------|--|--|
| Turn On/Off | | | | | |
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment |
| POWER_ON | 1 | DI | Turn on/off module | V _{IH} max = 2.1V | Pull-up to 0.8V internally, active low |
| | | | | V _{IH} min = 1.17V | |
| | | | | V _{IL} max = 0.63V | |
| RESET_N | 2 | DI | Reset module | V _{IH} max = 2.1V | Active low |
| | | | | V_{IH} min = 1.17V V_{IL} max = 0.63V | |
| Status Indication | | | | VIL 1114X = 0.03V | |
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment |
| | | | | | |
| ON_STATE | 69 | DO | Module power on/off status | $V_{OH} min = 1.35V$ $V_{OL} max = 0.45V$ | 1.8V power domain |
| | | | indicator | VOL IIIAX – 0.43V | |
| LED_MODE | 70 | DO | Indicate the module | V _{он} min = 1.35V | 1.8V power domain |
| | | | network registration | V _{OL} max = 0.45V | |
| | | | mode | | |
| USB Interface | | | | | |
| Pin Name | Pin NO. | I/O | Description | DC Characteristics | Comment |
| USB_DP | 24 | 10 | USB differential data | | Compliant with USB 2.0 standard |
| USB_DM | 23 | Ю | bus | | specification Require differential |
| | | | | | impedance of 90Ω |
| USB_VBUS | 22 | PI | USB power | | |
| HSIC Interface | | | | | |
| Pin Name | Pin NO. | I/O | Description | DC Characteristics | Comment |
| USB_STROBE | 25 | Ю | HSIC strobe | InterChip USB(HSIC) | line impedance 50 ohm, isometric |
| USB_DATA | 26 | Ю | HSIC data | | constraint is less than 2 mm, line |
| USIM Interface | | | | | length is less than 10 cm |
| | | | | | |
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment |
| USIM_VCC | 40 | РО | Power supply for | For 1.8V USIM: | Either 1.8V or 3V is supported by the |
| | | | USIM card | Vmax = 1.9V | module automatically |
| | | | | Vmin = 1.7V For 3.0V USIM: | |
| | | | | Vmax = 3.05V | |
| | | | | Vmin = 2.7V | |
| | | | | I ₀ max = 50mA | |
| USIM_DATA | 38 | 10 | Data signal of USIM | For 1.8V USIM: | Pull-up to USIM_VCC with 10k resistor |
| | | | card | V _{IL} max = 0.63V | internally |
| | | | | V _{IH} min = 1.17V | |



| | | | | V_{OL} max = 0.45V | |
|---------------------|---------|-----|--------------------------------|--|---------------------------------------|
| | | | | V _{OH} min = 1.35V | |
| | | | | For 3V USIM: | |
| | | | | V _{IL} max = 1.05V | |
| | | | | V _{IH} min = 1.95V | |
| | | | | V_{OL} max = 0.45V | |
| | | | | V _{OH} min = 2.6V | |
| USIM_CLK | 37 | DO | Clock signal of USIM | For 1.8V USIM: | |
| | | | card | V_{OL} max = 0.45V | |
| | | | | V _{OH} min = 1.35V | |
| | | | | For 3V USIM: | |
| | | | | V_{OL} max = 0.45V | |
| | | | | V _{OH} min = 2.6V | |
| USIM_RST | 39 | DO | Reset signal of USIM | For 1.8V USIM: | |
| | | | card | V_{OL} max = 0.45V | |
| | | | | V _{OH} min = 1.35V | |
| | | | | For 3V USIM: | |
| | | | | V_{OL} max = 0.45V | |
| | | | | V _{OH} min = 2.6V | |
| USIM_DETECT | 41 | DI | USIM card input | V _{IL} min = -0.3V | 1.8V power domain. Active low |
| | | | detection | V _{IL} max = 0.63V | If no need of USIM detect, leave this |
| | | | | V _{IH} min = 1.17V | pin not connected. |
| | | | | V _{IH} max = 2.1V | |
| ADC Interface | | | | | |
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment |
| ADC1 | 48 | Al | Analog to digital | 0.05V to 4.15V | External sensor signal detection |
| ADC2 | 47 | Al | Analog to digital | 0.05V to 4.15V | External sensor signal detection |
| Main UART Interface | | | | | |
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment |
| | | | | | |
| UART_TXD | 53 | DO | Transmit data | V_{OL} max = 0.45V | 1.8V power domain |
| | | | | V _{OH} min = 1.35V | |
| UART_RXD | 54 | DI | Receive data | V _{IL} min = -0.3V | 1.8V power domain |
| | | | | V_{IL} max = 0.63V | |
| | | | | | |
| | | | | V _{IH} min = 1.17V | |
| | | | | V_{IH} min = 1.17V V_{IH} max = 2.1V | |
| UART_RTS | 55 | DO | Request to send | | 1.8V power domain |
| UART_RTS | 55 | DO | Request to send | V _{IH} max = 2.1V | 1.8V power domain |
| UART_RTS | 55 | DO | Request to send | V_{IH} max = 2.1V V_{IL} min = -0.3V | 1.8V power domain |
| UART_RTS | 55 | DO | Request to send | $V_{IH} max = 2.1V$ $V_{IL} min = -0.3V$ $V_{IL} max = 0.63V$ | 1.8V power domain |
| UART_RTS UART_CTS | 55 | DO | Request to send Clear to send | $V_{IH} max = 2.1V$ $V_{IL} min = -0.3V$ $V_{IL} max = 0.63V$ $V_{IH} min = 1.17V$ | 1.8V power domain 1.8V power domain |



| | | | | | nardware Developmen | | | |
|----------------------|---------|-----|------------------------|-----------------------------|--|--|--|--|
| UART_DSR | 57 | DO | Data set ready | V _{IL} min = -0.3V | 1.8V power domain. | | | |
| | | | | V _{IL} max = 0.63V | | | | |
| | | | | V _{IH} min = 1.17V | | | | |
| | | | | V _{IH} max = 2.1V | | | | |
| UART_DTR | 58 | DI | Data terminal ready | V_{IL} min = -0.3V | 1.8V power domain. | | | |
| | | | | V _{IL} max = 0.63V | | | | |
| | | | | V _{IH} min = 1.17V | | | | |
| HART DCD | 50 | 200 | Data assista | V _{IH} max = 2.1V | 4.004 | | | |
| UART_DCD | 59 | DO | Data carrier detection | V_{OL} max = 0.45V | 1.8V power domain | | | |
| LIADT DI | 60 | D0 | | V _{OH} min = 1.35V | 1 OV novembers in DO not well we | | | |
| UART_RI | 60 | DO | Ring indicator | V_{OL} max = 0.45V | 1.8V power domain, DO not pull-up external | | | |
| Dahar HADT laterface | | | | V _{OH} min = 1.35V | external | | | |
| Debug UART Interface | | | | | | | | |
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment | | | |
| UART_DEBUG_TXD | 68 | DO | Transmit data | V_{OL} max = 0.45V | 1.8V power domain | | | |
| | | | | V _{OH} min = 1.35V | | | | |
| UART_DEBUG_RXD | 67 | DI | Receive data | V_{IL} min = -0.3V | 1.8V power domain | | | |
| | | | | V_{IL} max = 0.63V | | | | |
| | | | | V _{IH} min = 1.17V | | | | |
| | | | | V _{IH} max = 2.1V | | | | |
| RF Interface | | | | | | | | |
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment | | | |
| MAIN_ANT | 62 | Ю | Main antenna | 50Ω impedance | | | | |
| DIV_ANT | 79 | Al | Diversity antenna | 50Ω impedance | | | | |
| GNSS_ANT | 10 | Ю | GNSS antenna | 50Ω impedance | | | | |
| I2C Interface | | | | | | | | |
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment | | | |
| I2C_SCL | 73 | DO | I2C serial clock | V _{OL} max = 0.45V | Pull-up to 1.8V through external 2.2K | | | |
| | | | | V _{OH} min = 1.35V | resistance, active low | | | |
| I2C_SDA | 74 | Ю | I2C serial data | V _{OL} max = 0.45V | Pull-up to 1.8V through external 2.2K | | | |
| | | | | V _{OH} min = 1.35V | resistance, active low | | | |
| | | | | V _{IL} min = -0.3V | | | | |
| | | | | V _{IL} max = 0.63V | | | | |
| | | | | V _{IH} min = 1.17V | | | | |
| | | | | V _{IH} max = 2.1V | | | | |
| SDIO Interface | | | | | | | | |
| Pin Name | Pin NO. | I/O | Description | DC Characteristics | Comment | | | |
| SDIO_CMD | 14 | Ю | Secure digital CMD | V _{OL} max = 0.45V | Pull-up to 1.8V through external 10K | | | |
| | | | | V _{OH} min = 1.35V | resistance, active low | | | |
| | | | | V _{IL} min = -0.3V | | | | |
| | | | | | | | | |



| | | | | V _{IL} max = 0.63V | |
|----------------|---------|-----|------------------------|-----------------------------|-------------------|
| | | | | V _{IH} min = 1.17V | |
| | | | | VIH max = 2.1V | |
| SDIO_D0 | 15 | 10 | Secure digital IO data | V_{OL} max = 0.45V | 1.8V power domain |
| | | | bit 0 | V _{OH} min = 1.35V | |
| | | | | V _{IL} min = -0.3V | |
| | | | | V _{IL} max = 0.63V | |
| | | | | V _{IH} min = 1.17V | |
| | | | | VIH max = 2.1V | |
| SDIO_D1 | 16 | 10 | Secure digital IO data | V _{OL} max = 0.45V | 1.8V power domain |
| | | | bit 1 | V _{OH} min = 1.35V | |
| | | | | V _{IL} min = -0.3V | |
| | | | | V _{IL} max = 0.63V | |
| | | | | V _{IH} min = 1.17V | |
| | | | | VIH max = 2.1V | |
| SDIO_D2 | 17 | 10 | Secure digital IO data | V _{OL} max = 0.45V | 1.8V power domain |
| | | | bit 2 | V _{OH} min = 1.35V | · |
| | | | | V _{IL} min = -0.3V | |
| | | | | V _{IL} max = 0.63V | |
| | | | | V _{IH} min = 1.17V | |
| | | | | VIH max = 2.1V | |
| SDIO_D3 | 18 | 10 | Secure digital IO data | V _{OL} max = 0.45V | 1.8V power domain |
| | | | bit 3 | V _{OH} min = 1.35V | |
| | | | | V _{IL} min = -0.3V | |
| | | | | V _{IL} max = 0.63V | |
| | | | | V _{IH} min = 1.17V | |
| | | | | VIH max = 2.1V | |
| SDIO_CLK | 19 | DO | Secure digital CLK | V _{OL} max = 0.45V | 1.8V power domain |
| | | | | V _{OH} min = 1.35V | |
| SDIO Interface | | | | | |
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment |
| SPI_MISO | 32 | 10 | SPI main input slave | V _{OL} max = 0.45V | 1.8V power domain |
| | | | output | V _{OH} min = 1.35V | |
| | | | | V _{IL} min = -0.3V | |
| | | | | V _{IL} max = 0.63V | |
| | | | | V _{IH} min = 1.17V | |
| | | | | VIH max = 2.1V | |
| SPI_MOSI | 33 | 10 | SPI main output slave | V _{OL} max = 0.45V | 1.8V power domain |
| | | | input | V _{OH} min = 1.35V | |
| | | | | V _{IL} min = -0.3V | |
| | | | | V _{IL} max = 0.63V | |
| | | | | | |



| | | | | V _{IH} min = 1.17V | | | |
|----------------|--------------------|-----|-----------------------|-----------------------------|---|--|--|
| | | | | VIH max = 2.1V | | | |
| SPI_CLK | 34 | DO | SPI clock | V_{OL} max = 0.45V | 1.8V power domain | | |
| | | | | V _{OH} min = 1.35V | | | |
| SPI_CS_N | 35 | DO | SPI segment | V_{OL} max = 0.45V | 1.8V power domain | | |
| | | | | V _{OH} min = 1.35V | | | |
| WiF PINs | | | | | | | |
| WLAN_SLEEP_CLK | 6 | DO | WLAN sleep clock | V _{OL} max = 0.45V | Only supported by firmware with WiFi. | | |
| | | | | V _{OH} min = 1.35V | Other firmware, this pin is NC | | |
| COEX_UART_TX | 7 | DO | LTE transmitter sync | V _{OL} max = 0.45V | Only supported by firmware with WiFi. | | |
| | | | for coexistence with | V _{OH} min = 1.35V | Other firmware, this pin is NC | | |
| | | | UART | | | | |
| COEX_UART_RX | 8 | DI | LTE receiver sync for | V _{IL} max = 0.63V | Only supported by firmware with WiFi. | | |
| | | | coexistence with | V _{IH} min = 1.17V | Other firmware, this pin is NC | | |
| | | | UART | | When pull-up this pin to 1.8V, the | | |
| | | | | | module will enter emergency | | |
| | | | | | download mode. | | |
| WLAN_EN | 12 | DO | WLAN enable | V_{OL} max = 0.45V | Only supported by firmware with WiFi. | | |
| | | | | V _{OH} min = 1.35V | Other firmware, this pin is NC | | |
| WLAN_3V3_EN | 13 | DO | WLAN power enable | V_{OL} max = 0.45V | Only supported by firmware with WiFi. | | |
| | | | | V _{OH} min = 1.35V | Other firmware, this pin is NC | | |
| WLAN_SLEEP_CLK | 6 | DO | WLAN sleep clock | V_{OL} max = 0.45V | Only supported by firmware with WiFi. | | |
| | | | | V _{OH} min = 1.35V | Other firmware, this pin is NC | | |
| Other Pins | | | | | | | |
| Pin Name | Pin NO. | 1/0 | Description | DC Characteristics | Comment | | |
| WAKEUP_IN | 72 | DI | Sleep mode control, | V _{IL} min = -0.3V | 1.8V power domain. Pull-down | | |
| | | | External device | V _{IL} max = 0.45V | internally. Edge-triggered, Rising edge | | |
| | | | wakeup module | V _{IH} min = 1.53V | wake up module; Falling edge modules | | |
| | | | | V _{IH} max = 2.1V | can enter sleep | | |
| WAKEUP_OUT | 71 | DO | Output wakeup | V_{OL} max = 0.8V | Wakeup external circuits | | |
| | | | signal, wake up the | V _{OH} min = 1.35V | | | |
| | | | external devices | | | | |
| GPIO | 27, 28, 29, 30, 65 | 10 | General input/output | V _{OL} max = 0.45V | If unused, keep them floating. | | |
| | | | | V _{OH} min = 1.35V | DO not pull-up PIN77 external | | |
| | | | | V _{IL} min = -0.3V | | | |
| | | | | V _{IL} max = 0.63V | | | |
| | | | | V _{IH} min = 1.17V | | | |
| | | | | VIH max = 2.1V | | | |
| NC | 66,64,75,76,77,4 | | No connection | | NC, there is no connection internal, | | |
| | 5,44,43,42 | | | | please keep them floating . | | |



2.4. POWER SUPPLY

2.4.1. POWER SUPPLY PINS

The GM500_U1A is supplied through the V_BAT signal with the following characteristics.


Table 2-4 Power Supply

| Pin Name | Pin NO. | Description | Minimum | Typical | Maximum | Unit |
|----------|-------------------------------|-------------------------|---------|---------|---------|------|
| V_BAT | 50,51 | Power supply for module | 3.4 | 3.8 | 4.2 | V |
| GND | 3, 9, 11, 20, 21, 31, 36, 46, | Ground | - | | - | |
| | 49, 52, 61, 63, 78, 80, | | | | | |

GND signal (Pin No: 3/9/11/20/21/31/36/46/49/52/61/63/78/80) is the power and signal ground of the module, which needs to be connected to the ground on the system board. If the GND signal is not connected completely, the performance of module will be affected.

2.4.2. DECREASE VOLTAGE DROP

The power supply range of the module is $3.4V^{\sim}$ 4.2V. In poor situation of the network is, the antenna will transmit at the maximum power, and the transient maximum peak current can reach as high as 2A. So we recommended to add Energy storage capacitor (C6: 470 μ F). Filter capacitor(10 μ F, 0.1 μ F, 33 μ F) need to be added to reduce interference. The capacitors should be placed close to the GM500_U1A's V_BAT pins. The following figure shows structure of the power supply.



PLACE CLOSE TO MODULE

Figure 2–2 The input reference circuit of VBAT

The PCB traces from the V_BAT pins to the power source must be wide enough to ensure that there isn't too much voltage drop occurs in the transmitting procedure. The width of V_BAT trace should be no less than 2mm, and the principle of the V_BAT trace is the longer, the wider.


In addition, make the ground plane as complete as possible, and play more holes.

2.4.3. REFERENCE CIRCUIT OF POWER SUPPLY

Option 1:DC-DC switching


The over-current capability requirement of DC/DC switching power supply needs to be above 2.5A. When the input and output voltage difference is large, you need to select Buck circuit to improve translate efficiency.

Two reference power supply circuit design with DC-DC is shown as figure below:



FB: 0. 6V VI N: 4. 5V- 40V 3. 0A

D5 TYPE: SY8303AIC



FB: 0. 6V VI N: 2. 7V- 6V 3. 5A

D1 TYPE: NZ87203-11-631LF PAM2326AGPADJ

Figure 2–3 Reference circuit of DC-DC

Option 2:LDO

The over-current capability of LDO is above 2.5A. This LDO is apply to this situation: input and output voltage difference is small.

The reference power supply circuit design with LDO is shown as figure below:




Figure 2–4 Reference circuit of LDO


2.5. TURN ON SCENARIOS

When MCU can provide high/low level pulse with adjustable length, the reference circuit to turn-on/off module is as shown in the following figure below.




The resistors in Figures below are only the recommended value and they need to adjust according to the actual situation.

Power-on by dynatron, the circuit ① connect ON/OFF to high level to power-on the module, the circuit ② can connect ON/OFF to low level to power-on the module



PULL ON/OFF HIGH TO POWER ON



PULL ON/OFF LOW TO POWER ON

Figure 2–5 Reference circuit of POWER_ON

The table below is the information of power-on/off pin

Table 2-5 Definition of POWER_ON

| Pin Name | Pin NO. | 1/0 | Description | Comment |
|----------|---------|-----|------------------------|--|
| POWER_ON | 1 | DI | Turn on/off the module | low active. Pull-up to 0.8V internally |

The power on scenarios is illustrated as the following figure, the module will power on and working when the POWER_ON pin keep in low level for T1, in this process, please ensure VBAT steady.






Figure 2–6 Timing of Turning on Mode

Table 2-6 Power-on Time

| Parameter | Description | Min | Typical | Max | Unit |
|-----------|---|-----|---------|-----|--------|
| T1 | The period that the Power-on signal for power on operation is kept on the low PWL | 0.1 | 0.2 | | Second |
| T2 | The minimum interval between the POWER_ON and RESET signals if you want to | 10 | 15 | | Second |
| | reset the module after power-on. | | | | |

2.6. TURN OFF SCENARIOS

The module supports two modes to turn off:

Mode 1:

Pull down pin1 (POWER_ON) for 2.5-3s will turn off the module. The power off process will take 22s at least. The reference circuit can refer to the figure 2-5.

Table 2-7 Power-off Time

| Parameter | Description | Min | Typical | Max | Unit |
|-----------|--|-----|---------|-----|--------|
| Т2 | The period that the POWER_ON signal for power off operation is kept on the low PWL | 2.5 | 3 | | second |
| Т3 | The period that the VBAT signal should be kept after power off operation is down | 22 | | | second |






Figure 2–7 Timing of Turning off Mode

Mode 2: Send command of AT+ZTURNOFF, and the power off process will take 15s at least.

Note:when using modules, you need to avoid power off abnormally and frequently, as it will cause several risks shwon as below:


- 1. it will damage the flash permanently.
- 2. it can't send deregiter message to e-NodeB, and the MMS takes for the module is still registering to network, and it won't remind "the user can't reach" or "the user has turn down" when it's called (MT).

2.7. RESET SCENARIOS


When the software stops response, you can pulled down RESET_N pin(pin2) for 1 second to reset the module's system.

When MCU can provide high/low level pulse with 1 second, the reference circuit to reset module is as shown in the following figure below. The resistors in Figures below are only the recommended value and they need to adjust according to the actual situation.





PULL RST N HIGH TO RESET



PULL RST N LOW TO RESET

Figure 2–8 reference circuit to reset module

The reset scenario is illustrated as the following figure,




Figure 2–9 Timing of Reset Mode

Mode 2:

Send command of AT+ZRST, and the RESET process until the AT port can communicate will take 27s at least.



2.8. USIM CARD INTERFACE


2.8.1. DESCRIPTION OF PINS

The USIM card interface circuitry meets ETSI and IMT-2000 SIM interface requirements. Both 1.8V and 3.0V USIM cards are supported.

Table 2-8 Pin Definition of the USIM Interface

| Pin Name | Pin NO. | I/O | Description | Comment |
|-------------|---------|-----|--|---|
| USIM_VCC | 40 | РО | Power supply for USIM card | Either 1.8V or 3V is supported by the module automatically |
| USIM_DATA | 38 | 10 | IO Data signal of USIM card Pull-up to USIM_VDD with 10k resistor intern | |
| USIM_CLK | 37 | DO | Clock signal of USIM card | |
| USIM_RST | 39 | DO | Reset signal of USIM card | |
| USIM_DETECT | 41 | DI | USIM card hot swap detection pin. | 1.8V power domain. The signal is internally pulled up. Keep USIM_DETECT not connected, if it is not used. When USIM detect function is enable (send AT command AT+ZSDT=1), and if it is Low, USIM is present; if it is High, USIM is absent. |
| GND | 36 | | Ground | |

The following figure shows the reference design of the 8-pin USIM card.



NOTES:

- 1. FOR ME3630, R74 CAN BE NA, UIM DATA PULL-UP HAS BEEN ADDED IN MODULE.
- 2.RECOMMENDED ADD AN ESD PROTECTION DEVICE FOR SIM PROTECTION.

PLEASE PLACE ESD NEAR THE SIM CARD AND LAYOUT FIRST THROUGH ESD DEVICE.

- 3.RECOMMENDED ADD 33PF BETWEEN UIM_CLK, UIM_DATA, UIM_RST AND GND TO FILTER RF SIGNAL INTERFERENCE.
- 4.RECOMMENDED ADD SERIES RESISTANCE IN UIM_DATA AND UIM_CLK SIGNAL.
- 5.UIM DETECT IS THE INPUT SIGNAL OF THE MODULE, 1.8V.

RECOMMENDED PUIL UP UIM_DETECT TO THE REFERENCE LEVEL (1.8V) BY 10K.

IT IS USED TO DETECT SIM CARD.

WHEN IT IS LOW, THERE IS A CARD, FOR HIGH, NO CARD.

PLEASE CONFIRM IF THE SIM CONNECTOR PLUG MEET THE HARDWARE REQUIREMENTS.



Figure 2–10 Reference Circuit of the 8 Pin USIM Card

GM500_U1A supports USIM card hot-plugging via the USIM_ DETECT pin. For details, refer to document [AT Command Reference Guide of Module Product GM500_U1A]. If you do not need the USIM card detect function, keep USIM_ DETECT unconnected.

The reference circuit for using a 6-pin USIM card socket is illustrated as the following figure.




Figure 2–11 Reference Circuit of the 6 Pin USIM Card



- ☑ R14~R16 and D6 are applied to suppress the EMI spurious transmission and enhance the ESD protection.D6 should be closed to J4
- **☑** The value of C33 should be less than 1uF.

In order to enhance the reliability and availability of the USIM card in customer's application, please follow the following criterion in the USIM circuit design:

- Keep layout of USIM card as close as possible to the module. Assure the possibility of the length of the trace is less than
- Keep USIM card signal away from RF and V BAT alignment.
- Assure the ground between module and USIM cassette short and wide. Keep the width of ground and USIM_VCC no less
 than 0.5mm to maintain the same electric potential. The decouple capacitor of USIM_VCC should be less than 1uF and
 must be near to USIM cassette.
- To avoid cross-talk between USIM_DATA and USIM_CLK, keep them away with each other and shield them with surrounded ground.
- In order to offer good ESD protection, it is recommended to add TVS such as WILL (http://www.willsemi.com) ESDA6V8AV6. The 33Ω resistors should be added in series between the module and the USIM card so as to suppress the EMI spurious transmission and enhance the ESD protection. Please note that the USIM peripheral circuit should be close to the USIM card socket.
- The pull-up resistor on USIM_DATA line can improve anti-jamming capability when long layout trace and sensitive occasion is applied.

2.8.2. DESIGN CONSIDERATIONS FOR USIM CARD HOLDER

For 8-pin USIM card holder, it is recommended to use Molex 91228.

Please visit <u>http://www.molex.com</u> for more information.






Figure 2–12 Molex 91228 USIM Card Holder

Table 2-9 Pin Description of Molex USIM Card Holder

| Pin Name | Pin NO. | Function |
|----------|---------|--------------------------------|
| GND | 1 | Ground |
| VPP | 2 | Not connected |
| DATA I/O | 3 | USIM card data |
| CLK | 4 | USIM card clock |
| RST | 5 | USIM card reset |
| VDD | 6 | USIM card power supply |
| DETECT | 7 | USIM card Detection |
| NC | 8 | Not defined, Connect to Ground |

For 6-pin USIM card holder, it is recommended to use Amphenol C707 10M006 512 2.

Please visit http://www.amphenol.com for more information.






Figure 2–13 Amphenol C707 10M006 512 2 USIM Card Holder

Table 2-10 Pin Description of Amphenol USIM Card Holder

| Pin Name | Pin NO. | Function | |
|----------|---------|------------------------|--|
| GND | 1 | Ground | |
| VPP | 2 | Not connected | |
| DATA I/O | 3 | USIM card data | |
| CLK | 4 | USIM card clock | |
| RST | 5 | USIM card reset | |
| VDD | 6 | USIM card power supply | |

2.9. USB INTERFACE

GM500_U1A contains one integrated USB transceiver which complies with the USB 2.0 specification and supports high speed (480 Mbps), full speed (12 Mbps) and low speed (1.5 Mbps) mode. The USB interface is primarily used for AT command, data transmission, software debug and firmware upgrade. The following table shows the pin definition of USB interface.



| Table 2-11 | USB Pin Description |
|-------------|----------------------------|
| I able 2-11 | OSD FIII DESCRIPTION |

| Pin Name | Pin NO. | 1/0 | Description | Comment |
|----------|---------|-----|--------------------------------------|--|
| USB_DP | 24 | 10 | USB differential data bus (positive) | Require differential impedance of 90Ω |
| USB_DM | 23 | 10 | USB differential data bus (negative) | Require differential impedance of 90Ω |
| USB_VBUS | 22 | PI | USB power | USB plug detect |
| GND | 21 | | Ground | |

More details about the USB 2.0 specifications, please visit http://www.usb.org/home.

For different use purposes, different designs can be referred to:

• Connect USB interface to USB connector directly. The following figure shows the reference circuit of USB interface




Figure 2–14 Reference Circuit of USB Application

• Reference Circuit of USB Communication between module and AP is the one below. The 0Ω in the figure should be placed near pin.




Figure 2–15 Reference Circuit of USB Communication between module and AP

• When USB is not the desired function, connect differential signal, power and GND via test points. We recommend to connect these pins to the standard pin header in order to convenient for debugging and upgrading.






Figure 2–16 Reference circuit of USB when USB is not the desired function

Note: we recommend connecting the USB interface for update and debugging the module.

In order to ensure the USB interface design corresponding with the USB 2.0 specification, please comply with the following principles.

It is important to route the USB signal traces as differential pairs with total grounding. The impedance of USB differential trace is 90ohm.

Pay attention to the influence of junction capacitance of ESD component on USB data lines. Typically, the capacitance value should be less than 3pF.

Do not route signal traces under crystals, oscillators, magnetic devices and RF signal traces. It is important to route the USB differential traces in inner-layer with ground shielding not only upper and lower layer but also right and left side.

Keep the ESD components as closer to the USB connector as possible.

2.10. UART INTERFACE

The module provides two UART interfaces: Main UART Port and Debug UART Port. The Main UART Port can work in full function mode while the Debug UART Port is used for software debugging. The following show the different features.

Main UART interface support 1200 2400 4800 9600 19200 38400 57600 115200 230400 460800 921600 1000000 1500000 2000000 35000000 3500000bps baud rate, the default is 115200bps, This interface can be used for data transmission; AT communication or firmware upgrade (upgrade is not supported currently).

Debug UART interface supports 115200bps baud rate. It can be used for software debug and firmware upgrade. The module is designed as the DCE (Data Communication Equipment), following the traditional DCE-DTE (Data Terminal Equipment) connection.

The following tables show the pin definition of these two UART interfaces.

Table 2-12 Pin Definition of the Main UART Interface

| Pin Name | Pin NO. | I/O | Description | Comment |
|----------|---------|-----|------------------------|--------------------|
| UART_RI | 60 | DO | Ring indicator | 1.8V power domain |
| UART_DCD | 59 | DO | Data carrier detection | 1.8V power domain |
| UART_CTS | 56 | DI | Clear to send | 1.8V power domain |
| UART_RTS | 55 | DO | Request to send | 1.8V power domain |
| UART_DTR | 58 | DI | Data terminal ready | 1.8V power domain. |
| UART_DSR | 57 | DO | Data set ready | 1.8V power domain. |

| UART_TXD | 53 | DO | Transmit data | 1.8V power domain |
|----------|----|----|---------------|-------------------|
| UART_RXD | 54 | DI | Receive data | 1.8V power domain |

Table 2-13 Pin Definition of the Debug UART Interface

| Pin Name | Pin NO. | 1/0 | Description | Comment |
|----------------|---------|-----|---------------|-------------------|
| UART_DEBUG_TXD | 68 | DO | Transmit data | 1.8V power domain |
| UART_DEBUG_RXD | 67 | DI | Receive data | 1.8V power domain |

2.10.1. UART CONNECTION

Three normal connections for UART are shown in the figures below:

1. 8-wires UART connection mode, mainly used for MODEM mode(PPP dialing for example)




Figure 2–17 Schematic of 8-wire UART Connection

3-wire UART connection:




Figure 2–18 Schematic of 3-wire UART Connection

3. 4-wire UART connection, with hardware flow control:






Figure 2–19 Schematic of 4-wire UART Connection

2.10.2. UART LEVEL MATCH

Notice the level match when connect module to external MCU. Level must be less than 3.0V under normal operation, and its default speed rate is 115200 bps.

We recommend to use audion or IC for UART level match circuit. The pictures below are the recommended level switch circuit for TXD, RXD, CTS, RTS. Each pin recommend two kinds of circuit, and you can select any one if necessarily.




Figure 2–20 Recommended TXD circuit




Figure 2–21 Recommended RXD circuit






Figure 2–22 Recommended RTS circuit








TYPE:RB551VM-30TE-17 B0530WS-7-F

Figure 2–23 Recommended CTS circuit




2.10.3. USE IC FOR LEVEL SWITCH



NOTES:

- 1. THE VOLTAGE DOMAIN OF UART IS 1.8V.
 - TXB0108 REALIZE THE VOLTAGE LEVEL TRANSLATION BETWEEN MODULE AND MCU.
- 2.VCCA SHOULD NOT EXCEED VCCB.
- 3.FOR MORE INFORMATION ABOUT TXB0108, PLEASE REFER TO THE DATASHEET.

Figure 2–24 Recommended 8-wires UART level switch circuit




NOTES:

- THE VOLTAGE DOMAIN OF UART IS 1.8V.
 TXB0104 REALIZE THE VOLTAGE LEVEL TRANSLATION BETWEEN MODULE AND MCU.
- 2. VCCA SHOULD NOT EXCEED VCCB.
- 3. FOR MORE INFORMATION ABOUT TXB0104, PLEASE REFER TO THE DATASHEET.



Figure 2–25 Recommended 4-wires UART level switch circuit



NOTES:


- 1. THE VOLTAGE DOMAIN OF UART IS 1.8V.

 TXB0102 REALIZE THE VOLTAGE LEVEL TRANSLATION BETWEEN MODULE AND MCU.
- 2. VCCA SHOULD NOT EXCEED VCCB.
- 3. FOR MORE INFORMATION ABOUT TXB0102, PLEASE REFER TO THE DATASHEET.

Figure 2–26 Recommended 2-wires UART level switch circuit

• Debug UART Interface

Debug UART Interface is 2-wires interface, we recommend the use to connect this two pins to test points or jumper header.



DEBUG UART(PIN67/68) SHOULD ADD TEST POINTS FOR DEBUG.

Figure 2–27 The test point of debug UART

2.11. NETWORK STATUS INDICATION

The network indication pin LED_MODE can be used to drive a network status indicator LED. The different modes of status indicator flashing indicate different network statuses. The following tables describe pin definition and logic level changes in different network status.



Table 2-14 Pin Definition of Network Indicator

| Pin Name | Pin NO. | 1/0 | Description | Comment |
|----------|---------|-----|---|-------------------|
| LED_MODE | 70 | DO | Indicate the module network registration mode | 1.8V power domain |

Table 2-15 Working State of the Network Indicator

| LED Status | Module status |
|--|---|
| High level, LED on | Module register to network success |
| Low level, LED off | Module not register to network(module is in flight mode or power off) |
| Low level 1s(LED off), High level 1s(LED on) | PDP activated, and get the IP address or Socket established |

Figure below is the reference circuit design diagram.

MNOTE:

The resistors R11, R12 and R7 in Figures below are only the recommended value and they need to adjust according to the actual situation.




Figure 2–28 Reference Circuit of the Network Indicator

2.12. POWER_ON/OFF STATUS INDICATOR ON_STATE

PIN69 (ON_STATE) is used to indicate the status of POWER_ON/OFF

Table 2-16 Pin Definition of ON_STATE

| Pin Name | Pin NO. | Description |
|----------|---------|---|
| ON_STATE | 69 | High level: module power on and ready, it can send/receive AT command. |
| | | Low level: module power off/reset state, and can't send/receive AT command. |

The recommend connection mode of this pin are shown as below, you can select one property mode according to you necessary:

Mode 1:this pin is used as GPIO output pin, the MCU can judge the state of module according to the high/low level.

Mode 2:connect this pin to LED to indicate the status of module, the reference circuit you can refer to chapter 2.11.

Mode 3:you can connect this pin to test point when in the development stage.

2.13. ADC INTERFACE

The module provides two ADCs to digitize the analog signal to 10-bit digital data such as battery voltage, temperature and so on. Using AT command "AT+ZADC1?" can read the voltage value on ADC1 pin. Using AT command "AT+ZADC2?" can read the voltage value on ADC2 pin. The read value is expressed in mV. For more details of these AT commands, please refer to document [AT Command Reference Guide of Module Product GM500_U1A].

In order to improve the accuracy of ADC, the trace of ADC should be surrounded by ground.

Table 2-17 Pin Definition of the ADC

| Pin Name | Pin NO. | Description | |
|----------|---------|--|--|
| ADC1 | 48 | General purpose analog to digital converter. | |
| ADC2 | 47 | General purpose analog to digital converter. | |

The following table describes the characteristic of the ADC function.

Table 2-18 Characteristic of the ADC

| Item | Min | Max | Unit |
|--------------------|------|------|------|
| ADC1 voltage range | 0.05 | 4.15 | V |
| ADC2 voltage range | 0.05 | 4.15 | ν |

2.14. WAKEUP IN SIGNAL


The module provides an AP control interface for communicating with external Application Processor including WAKEUP_IN. The following table shows the pin definition of AP control interface.

Table 2-19 Pin Definition of WAKEUP_IN

| Pin Name | Pin NO. I/O Description | | Name Pin NO. I/O Description Comment | | Comment |
|-----------|-------------------------|----|--------------------------------------|---|---------|
| WAKEUP_IN | 72 | DI | Input control signal | 1.8V power domain. Pull-down internally. Edge-triggered, Rising | |
| | | | | edge wake up module; Falling edge modules can enter sleep | |

When the module needs to be waken up, input a related signal via WAKEUP-IN. The following figure is the signal waveform:








Figure 2–29 WAKEUP_IN input sequence




Figure 2–30 Connections of the WAKEUP_IN pin



There is Anti-shake design with WAKEUP_IN pin internal, when pull up or down this pin by external processor, the level must last more than 500ms. WAKEUP_IN Usage scenario you can refer to the document named GOSUNCN GM500_U1A Module Power Management Design Guide.pdf

2.15. WAKEUP_OUT SIGNAL

The module provides the WAKEUP_OUT pin which is used to wake up the external devices.



Table 2-20 Pin Definition of WAKEUP_OUT

| Pin Name | Pin NO. | 1/0 | Description | Comment |
|------------|---------|-----|----------------------|--|
| WAKEUP_OUT | 71 | DO | Output wakeup signal | 1.8V power domain |
| | | | | The pin output a high-level voltage by default. When a |
| | | | | wake-up source (such as new SMS receive, call, network |
| | | | | data) arrives, the pin output a low-level-voltage pulse |
| | | | | lasting for 1s |

For instance, When a wake-up source arrives, the module will output the level shown as the figure below through pin 71.




Figure 2–31 The output signal of WAKEUP_OUT




Figure 2–32 Connections of the WAKEUP_OUT pin





WAKEUP_OUT Usage scenario you can refer to the document named GOSUNCN GM500_U1A Module Power Management Design Guide.pdf

2.16. GPIO INTERFACE

Module provides 5 GPIO pins. The direction and output voltage level of the GPIO can be set by AT command "AT+ZGPIO". The input voltage level of the GPIO can also be read by AT command "AT+ZGPIO". For more details of these AT commands, please refer to document [AT Command Reference Guide of Module Product GM500_U1A].

NOTE: All the GPIO pins are pull-down internally and are input pins in default.

Table 2-21 Pin Definition of GPIO

| Pin Name | Pin NO. | 1/0 | Description | Comment |
|----------|---------|-----|----------------------|--------------------|
| GPIO1 | 27 | IO | General input/output | 1.8V power domain, |
| GPIO2 | 28 | IO | General input/output | 1.8V power domain |
| GPIO3 | 29 | IO | General input/output | 1.8V power domain |
| GPIO4 | 30 | IO | General input/output | 1.8V power domain |
| GPIO5 | 65 | IO | General input/output | 1.8V power domain |



3. ANTENNA INTERFACE

GM500_U1A antenna interface includes a main antenna, an Rx-diversity antenna and a GNSS antenna to improve receiving performance. The antenna interface has an impedance of 50Ω .

3.1. PIN DEFINITION

The main antenna and Rx-diversity antenna pins definition are shown below.


Table 3-1 Pin Definition of Antenna

| Pin Name | Pin NO. | 1/0 | Description | Comment |
|----------|---------|-----|-------------------|----------------------|
| MAIN_ANT | 62 | 10 | Main antenna | 50Ω impedance |
| DIV_ANT | 79 | Al | Diversity antenna | 50Ω impedance |
| GNSS_ANT | 10 | 10 | GNSS antenna | 50Ω impedance |


3.2. REFERENCE DESIGN

The antenna is a sensitive device and its performance is greatly affected by external environments. The radiation performance of the antenna is affected by the module dimensions, antenna position, occupied space size of the antenna, and the grounding of surrounding components of the antenna. Besides, the fixed assembly of the antenna, the wiring of RF cables on the antenna, and the fixed position of the antenna all affect the radiation performance of the antenna too.

The reference design of main antenna and Rx-diversity antenna is shown as below. It should reserve a double-L-type matching circuit for better RF performance, and place these components as close as possible to the module. The capacitors are not mounted by default.










Figure 3–1 Reference Circuit of Antenna Interface

The following picture is the reference of GNSS active antenna, VDD is its power, power supply should be designed by actual requirements.




Figure 3–2 Reference Circuit of GNSS Antenna

NOTE:



Keep a proper distance between main and diversity antenna to improve the receiving sensitivity.

3.3. REFERENCE PCB LAYOUT OF ANTENNA

Please follow the following criterion in the process of antenna line PCB layout design:

Make sure that the transmission line's characteristic impedance is 50ohm;

Keep line on the PCB as short as possible, since the antenna line loss shall be less than 0.3 dB;

Line geometry should have uniform characteristics, constant cross section, avoid meanders and abrupt curves;

It is wise to surround the PCB transmission line with ground, avoid having other signal tracks facing directly the antenna line track.

Keep at least one layer of the PCB used only for the ground plane; and use this layer as reference ground plane for the transmission line;

- The ground surrounding the antenna line on PCB has to be strictly connected to the main Ground Plane by means of via holes (once per 2mm at least), placed close to the ground edges facing line track;
- Place EMI noisy devices as far as possible from modules antenna line;
- · Keep the antenna line far away from the module power supply lines;

3.4. SUGGESTIONS FOR EMC & ESD DESIGN

3.4.1. EMC DESIGN REQUIREMENTS

During the design of the whole device, the user needs to fully consider the EMC problem caused by the signal integrity and power integrity.

During the product design, it is better to separate the module from the mainboard PCB, instead of installing the module on the ground of the mainboard. If they cannot be separated, the module should be far from modules and components that might generate EMI, such as chip and memory, power interface, and data cable interface.

Because the mainboard of PAD, CPE, and Internet laptops does not have a shielding cover, as that of mobile terminals, to shield most circuits to avoid overflow of electromagnetic interference, you can spray conductive paint on the surface on non-antenna areas within the structural components above and below the mainboard, and the conductive paint should be connected to the ground on the mainboard by several points to shield electromagnetic interference.

Besides, data cables of the LCD and the camera might introduce interference signals, which affect the receiving performance of the antenna. Thus, it is necessary to wrap conductive cloth around the two data cables and connected them to the ground.

RF cables of the antenna should be far from modules and components that might generate EMI, such as chip and memory, power interface, and data cable interface. The wiring of RF cables should be close to the ground of the mainboard.

During the layout and wiring of peripheral circuits, for the wiring of power and signal cables, keep a distance of 2 times of the line width, so as to effectively reduce the coupling between signals and keep a clean reflux path for the signal.

During the design of peripheral power circuits, the de-coupled capacitor should be placed closed to the module power PIN, the high-frequency high-speed circuit and the sensitive circuit should be placed far away from the border of PCB. They should better be separated during layout, so as to reduce the interference between them and protect the sensitive signal.

For the circuit or device on the side of system board that might interfere with the module, it should be shielded during design.

3.4.2. ESD DESIGN REQUIREMENTS

Module is embedded on the side of system board, so the user needs to make the ESD protection during design. For the key input/output signal interface, such as the (U)SIM card signal interface, the ESD device should be placed closely for protection. Besides, on the side of main board, the user should reasonably design the structure and PCB layout, guarantee that the metallic shielding shell is fully grounded, so as to leave a smooth discharge channel for ESD.



3.5. TEST METHODS FOR WHOLE-SET ANTENNA OTA

Figure below is the diagram of OTA test system of CTIA. The system is mainly composed of test chamber, high-precision positioning system and its controller, Windows based PC running test software and RF test instruments with automatic test program. The main RF instruments are integrated RF test equipment, Spectrum Analyzer, Network Analyzer.

The radio equipments, Relay Switch Unit and PC with automatic test software are communicated via GPIB interface.




Figure 3-3 The OTA test system of CTIA



4. ELECTRICAL, RELIABILITY AND RADIO CHARACTERISTICS

4.1. ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings for power supply and voltage on digital and analog pins of module are listed in the following table:

Table 4-1 Absolute Maximum Ratings

| Parameter | Min | Max | Unit |
|------------------------|------|------|------|
| V_BAT | 3.4 | 4.2 | v |
| Peak current of V_BAT | 0 | 2 | A |
| Voltage at digital pin | -0.3 | 2.1 | V |
| Voltage at ADC1 | 0.05 | 4.15 | V |
| Voltage at ADC2 | 0.05 | 4.15 | V |

4.2. OPERATING TEMPERATURE

The operating temperature is listed in the following table.

Table 4-2 Operating Temperature

| Parameter | Min | Тур. | Max | Unit |
|-------------------------------|--------------|------|--------------|-----------------|
| Normal Temperature | -30 | 25 | 75 | ${\mathcal C}$ |
| Storage Temperature | -40 | / | 85 | ${\mathfrak C}$ |
| Extreme Operating Temperature | -40°C~ -30°C | / | +75°C~ +85°C | ${\mathbb C}$ |

4.3. ELECTROSTATIC DISCHARGE

The module is not protected against electrostatics discharge (ESD) in general. Consequently, it is subject to ESD handling precautions that typically apply to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates the module.

The following table shows the module electrostatics discharge characteristics.

Table 4-3 ESD characteristic

| Tested Points | Contact discharge | Air Discharge | Unit |
|------------------------|-------------------|---------------|------|
| V_BAT | ±5 | ± 10 | kV |
| All antenna interfaces | ±4 | ± 8 | kV |
| Other interfaces | ± 0.5 | ± 1 | kV |

4.4. GM500_U1A TEST

4.4.1. CURRENT CONSUMPTION

The values of current consumption in different operating mode are shown below.

Table 4-4 Averaged standby DC power consumption [1]

| Parameter | Condition | Typical Value | Unit |
|--------------|--------------------|---------------|------|
| OFF state | Power down | 45 | uA |
| Base Current | Flight Mode[Sleep] | 0.9 | mA |

Table 4-5 Averaged working current [1]

| Parameter | Condition | Typical Value | Unit |
|-----------|-----------|---------------|------|



| Bandwidth | | 5MHz | 10MHz | 15MHz | 20MHz | |
|-----------|----------------------------|------|-------|-------|-------|----|
| LTE | LTE FDD Band 2, Pout=23dBm | 575 | 575 | 620 | 630 | mA |
| | LTE FDD Band 4, Pout=23dBm | 515 | 530 | 550 | 600 | mA |
| | LTE FDD Band 5 ,Pout=23dBm | 610 | 610 | | | mA |
| | LTE FDD Band 12,Pout=23dBm | 620 | 630 | | | mA |

Table 4-6 Averaged working current [2]

| Parameter | Condition | Typical Value | Unit |
|-----------|-------------------|---------------|------|
| WCDMA | Band2, Pout=24dBm | 532 | mA |
| | Band5, Pout=24dBm | 526 | mA |

4.4.2. RF OUTPUT POWER

The following table shows the RF output power of GM500_U1A module.

Table 4-7 Conducted RF Output Power

| Frequency | Max | Min |
|-----------------|-------------|--------|
| LTE FDD Band 2 | 23±2.7dBm | -39dBm |
| LTE FDD Band 4 | 23 ±2.7dBm | -39dBm |
| LTE FDD Band 5 | 23 ±2.7dBm | -39dBm |
| LTE FDD Band 12 | 23 ±2.7dBm | -39dBm |
| WCDMA Band 2 | 24+1/-3 dBm | -50dBm |
| WCDMA Band 5 | 24+1/-3 dBm | -50dBm |

4.4.3. RF RECEIVING SENSITIVITY

The following table shows the conducted RF receiving sensitivity typical value of GM500_U1A module.

Table 4-8 Conducted RF Receiving Sensitivity Typical Value [1]

| Band | 5 MHz(dBm) | 10 MHz(dBm) | 20 MHz(dBm) |
|-----------------|------------|-------------|-------------|
| LTE FDD Band 2 | -98 dBm | -95 dBm | -92 dBm |
| LTE FDD Band 4 | -100 dBm | -97 dBm | -94 dBm |
| LTE FDD Band 5 | -98 dBm | -95 dBm | 1 |
| LTE FDD Band 12 | -97 dBm | -94 dBm | 1 |

Table 4-9 Conducted RF Receiving Sensitivity Typical Value [2]

| Band | Sensitivity |
|--------------|-------------|
| WCDMA Band 2 | -104.7 dBm |
| WCDMA Band 5 | -104.7 dBm |

4.5. GNSS TECHNICAL PARAMETERS

The following table shows the GNSS techinical parameters of GM500_U1A module.

Table 4-10 GNSS Technical Parameters

| GNSS (GNSS/GLONASS) | Technical specification |
|------------------------|-------------------------|
| GNSS Frequency | 1575.42±1.023 MHz |
| Tracking sensitivity | -156dbm |
| Cold-start sensitivity | -144dbm |
| TTFF (Open Sky) | Hot start: 4s |



| | Cold start: 32s |
|---|--|
| Receiver Type | Qualcomm GNSS Gen8C |
| GNSS L1 Frequency | 1575.42MHz |
| Update rate | 2-4 HZ |
| GNSS (GNSS/GLONASS) data format | NMEA data protocol/GOSUNCN defined at commands |
| GNSS (GNSS/GLONASS) Current consumption | 65mA |
| GNSS (GNSS/GLONASS) antenna | Passive/Active antenna |

5. MECHANICAL DIMENSIONS

This chapter describes the mechanical dimensions of the module. All dimensions are measured in mm.

5.1. MECHANICAL DIMENSIONS OF THE MODULE




Figure 5–1 GM500_U1A Top and Side Dimensions






Figure 5–2 GM500_U1A Bottom Dimensions (perspective view)

Note:

The diameter of test point is 1mm.



5.2. FOOTPRINT OF RECOMMENDATION




Figure 5–3 Recommended Footprint (perspective view)



- Keep out the area below the test point (blue area on the above figure) in the host PCB.
- ☑ In order to maintain the module, keep about 3mm between the module and other components in the host PCB.



6. RELATED TEST & TEST STANDARD

6.1. TESTING REFERENCE

The related tests of MODULE comply with the IEC standard, including the equipment running under high/low temperature, storage under high/low temperature, temperature shock and EMC. Table 6-1 is the list of testing standard, which includes the related testing standards for MODULE.

Table 6-1 Testing Standard



- **☑** IEC: International Electro technical Commission;
- ☑ GB/T: Recommended national standard

| Test Standard | Document Reference |
|-------------------|--|
| IEC6006826 | Environmental testing-Part2.6: Test FC: Sinusoidal Vibration |
| IEC60068234 | Basic environment testing procedures part2. |
| IEC60068264 | Environmental testing-part2-64: Test FH: vibration, broadband random and guidance. |
| IEC60068214 | Environmental testing-part 2-14: Test N: change of temperature |
| IEC60068229 | Basic environmental testing procedures-part2: Test EB and guidance. |
| IEC6006822 | Environmental testing-part2-2: Test B:dry heat |
| IEC6006821 | Environment testing-part2-1: Test A: cold. |
| GB/T 15844.2 | MS telecommunication RF wireless phone-set environment requirement & experimental method – part 4: Strict level of |
| | experimental condition |
| GB/T 2423.17 | Basic environment experiment of electronic products-Experiment Ka: Salt mist experiment method |
| GB/T 2423.5 | Basic environment experiment of electronic products-Part2: Experiment method Try Ea & Introduction: Shock |
| GB/T 2423.11 | Basic environment experiment of electronic products-Part2: Experiment method Try Fd: Broad frequency band random vibration |
| | (General requirement) |
| TIA/EIA 603 3.3.5 | TIA Standard-part3-5:Shock Stability |

6.2. DESCRIPTION OF TESTING ENVIRONMENT

The working temperature range of MODULE is divided into the normal working temperature range and the extreme working temperature range. Under the normal working temperature range, the testing result of RF complies with the requirements of 3GPP specifications, and its function is normal. Under the extreme temperature range, the RF index basically complies with the 3GPP specifications, and the quality of data communication is affected to a certain extent, but its normal function is not affected. MODULE has passed the EMC test. Table 6-2 is the requirement for the testing environment, and Table 6-3 lists out the instruments and devices that might be used during the test.



Table 6-2 lists the extreme working conditions for the Module. Using the Module beyond these conditions may result in permanent damage to the module.

Table 6-2 Testing Environment

| Working Condition | Min Temperature | Max Temperature | Remark |
|-------------------|-----------------|-----------------|--------|
|-------------------|-----------------|-----------------|--------|



| Normal working condition | -30°C | 75°C | All the indexes are good. |
|---------------------------|------------|---------|-------------------------------|
| Extreme working condition | -40~ -30°C | 75~85°C | Some indexes become poorer. |
| Storage | -40°C | 85°C | Storage environment of module |

Table 6-3 Testing Instrument & Device

| Testing Item | Instrument & Device | | | | | |
|---|---------------------------------------|--|--|--|--|--|
| RF test | Comprehensive testing device | | | | | |
| | RF cable | | | | | |
| | Tower antenna | | | | | |
| | Microwave darkroom | | | | | |
| High/Low-temperature running & storage test | High/Low-temperature experimental box | | | | | |
| Temperature shock test | Temperature shock experimental box | | | | | |
| Vibration test | Vibration console | | | | | |

6.3. Reliability Testing Environment

The reliability test includes the vibration test, high/low-temperature running, high/low-temperature storage and temperature shock experiment test. Refer to **Table 6-4** for the specific parameters.

Table 6-4 Reliability Features

| Test Item | Test Condition | Test Standard | | | |
|----------------------------------|--|------------------|--|--|--|
| Random vibration | Frequency range: 5-20Hz, PSD: 1.0m2/s3 | IEC 68-2-6 | | | |
| | Frequency range: 20-200Hz, -3dB/oct | | | | |
| | 3 axis, 1 hour for each axis | | | | |
| Temperature shock | Low temperature: -40°C ± 2°C | IEC 68-2-14 Na | | | |
| | High temperature: +80°C ± 2°C | | | | |
| | Temperature changing period: less than 30s | | | | |
| | Test duration: 2 hours | | | | |
| | Cycle: 10 | | | | |
| High-temperature running | Normal high temperature: 75 °C | GOSUNCN standard | | | |
| | Extreme high temperature: 85°C | | | | |
| | Duration: 24 hours | | | | |
| Low-temperature running | Normal low temperature: -30°C | GOSUNCN standard | | | |
| | Extreme low temperature: -40°C | | | | |
| | Duration: 24 hours | | | | |
| High temperature & high humidity | Temperature: +60°C | GOSUNCN standard | | | |
| | Humidity: 95% | | | | |
| | Duration: 48 hours | | | | |
| High temperature storage | Temperature: 85°C | IEC 68-2-1 Ab | | | |
| | Duration: 24 hours | | | | |
| Low temperature storage | Temperature: -40°C Duration: 24 hours | IEC 68-2-2 Bb | | | |



7. SMT PROCESS AND BAKING GUIDE

This chapter describes module's storage, PAD design, SMT process parameters, baking requirements, etc., and it is applicable for the process guide to second-level assembly of LCC encapsulation module.

7.1. STORAGE REQUIREMENTS

Storage conditions: temperature $<40^{\circ}$ C, relative humidity <90% (RH), 12 months weld ability guaranteed under this circumstances of excellent sealing package.

The Moisture sensitivity level for all modules is level 3 (Conforming to IPC/JEDEC J-STD-020). After opening the package, mount within 168 hours under the environment conditions of temperature<30°C, relative humidity<60% (RH). If it doesn't meet the above requirements, perform the baking process. See the baking parameters in Table below:

Table 7-1 Baking parameters

| Temperature | Baking conditions | Baking time | Remarks |
|-------------|-------------------|-------------|--|
| 125± 5℃ | Moisture: ≤60%RH | 8 hours | The accumulated baking time must be less than 96 hours |
| 45± 5℃ | Moisture: ≤5%RH | 192 hours | |

The product's transportation, storage and processing must conform to IPC/JEDEC J-STD-033

When in the process of PAD designing of module, refer to IPC-SM-782A and the chapter 6.2 below.

7.2. MODULE PLAINNESS STANDARD

Plainness of the module is required to be less than 0.15mm.

Measurement method: put the module on the marble plane, use the feeler gage to measure the gap width at the position of maximum warp, and do not exert force on the module during the measurement.

7.3. PROCESS ROUTING SELECTION

The modules are manufactured with the lead-free process and meet the ROHS requirements, therefore it's recommended to follow the lead-free manufacturing process upon the selection of process routing for module board and main board.

7.3.1. SOLDER PASTE SELECTION

The solder pastes with metal particle TYPE3 and TYPE4 can fulfill the welding requirements. It is accordingly recommended to use the no-clean solder paste. If the solder paste which needs cleaning is used, we cannot guarantee the components on the module board could withstand the washing of the cleaning solvents. This might cause the functional problems of such components and affect the appearance of the module. During the printing process, make sure the solder paste's thickness at the position of module's PAD is within 0.18mm~0.20mm.

7.3.2. DESIGN OF MODULE PAD'S STEEL MESH OPENING ON MAIN BOARD

The thickness of the steel mesh on main board is selected according to the encapsulation type of components on the main board. Pay attention to the following requirements:

Make sure to design the module PAD on main board according to chapter 5.

The thickness of steel mesh is 0.15mm or 0.18mm, but the thickness at the position of module pad can be increased to 0.18~0.20mm or the thickness of steel mesh is directly 0.18mm~0.20mm on main board.

Requirements on the thickness of solder paste: control the thickness between 0.18mm and 0.20mm.


See the LCC module PAD's steel mesh opening in the following table:

Table 7-2 LCC module PAD's steel mesh opening

Module PAD GAP (G)=Center Distance (e) - PAD width (X)

Steel mesh opening








Figure 7–1 Module Board's Steel Mesh Diagram

7.3.3. MODULE BOARD'S SMT PROCESS

1) SMT Tape Reel:

The tape reels, which are suitable for SMT, have been made for most GOSUNCN modules. If the module has provided the tape reel itself and meets the SMT requirements, customers can directly use it for module SMT.



Figure 7–2 Material Module Pallet



Figure 7-2 is just for reference, it doesn't represent the actual Material Module Tape Reel.


Otherwise, customers need make a loading tool similar to the tape reel. Customers can take out the module from the packaging box, put them into the tape according to the sequence and direction, and then start SMT.

2) Tape Reel Dimension (unit: mm):




The following picuture is the tape reel specific dimension for your reference:

A: Whole dimension:



B: Detailed dimension:



| ITEM | W | A0 | В0 | K0 | K1 | P | F | Е | S0 | D0 | D1 | P0 | P2 | Т |
|-----------|------------|---------------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| DIM | 44.00±0.30 | 25.50 <u>+</u> 8:15 | 30.50±8:15 | 3.80 +0.15 | 0.00 +0.00 | 32.00+0:10 | 20.20+0.15 | 1.75 +0.10 | 40.40+0.10 | 1.50 +0.10 | 0.00 +0.00 | 4.00 +0.10 | 2.00 +0.10 | 0.35 ±0.05 |
| ALTERNATE | | | | | | | | | | | | | | |

Figure 7–3 Tape Reel Dimension

3) Mounting Pressure:

In order to ensure a good contact between the module and the solder paste on main board, the pressure of placing the module board on main board should be 2-5N according to our experiences. Different modules have different numbers of pads, therefore the pressure selected are different. Customers can select proper pressure based on their own situations to suppress the module paste as little as possible, in order to avoid the surface tension of the solder paste melts too much to drag the module during reflow.

7.3.4. MODULE SOLDERING REFLOW CURVE

Module soldering furnace temperature curve is:

Peak value: 245+0/-5℃
≥217℃: 30~~60S
150~200℃: 60~~120S

• Temperature rise slope: <3℃/S



• Temperature drop rate: $-2\sim -4$ °C/S



The test board of furnace temperature must be the main board with the module board mounted on, and there must be testing points at the position of module board.




Figure 7–4 Module Furnace Temperature Curve Reference Diagram

7.3.5. REFLOW METHOD

If the main board used by customers is a double-sided board, it is recommended to mount the module board at the second time. In addition, it is preferable for the main board to reflow on the mesh belt when mounting at the first time and the second time. If such failure is caused by any special reason, the fixture should be also used to make such main board reflow on the track so as to avoid the deformation of PCB during the reflow process.

7.3.6. MAINTENANCE OF DEFECTS

If poor welding occurs to the module board and main board, e.g., pseudo soldering of the module board and main board, the welder can directly use the soldering iron to repair welding according to the factory's normal welding parameters.

7.4. MODULE'S BAKING REQUIREMENTS

The module must be baked prior to the second reflow.

7.4.1. MODULE'S BAKING ENVIRONMENT

The operators must wear dust-free finger cots and anti-static wrist strap under the lead-free and good static-resistant environment. Refer to the following environment requirements:















ution Wear a wrist str

Wear finger co

The product's transportation, storage and processing must conform to IPC/JEDEC J-STD-033.

7.4.2. BAKING DEVICE AND OPERATION PROCEDURE

Baking device: Any oven where the temperature can rise up to 125°C or above.

Precautions regarding baking: during the baking process, the modules should be put in the high-temperature resistant pallet flatly and slightly to avoid the collisions and frictions between the modules. During the baking process, do not overlay the modules directly because it might cause damage to the module's chipset.

7.4.3. MODULE BAKING CONDITIONS

See the baking parameters in Table 7-1.

8. FEDERAL COMMUNICATION COMMISSION INTERFERENCE STATEMENT

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

FCC Caution:

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment.

This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with <u>minimum distance 20cm</u> between the radiator & your body.

This device is intended only for OEM integrators under the following conditions:

- 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and the maximum antenna gain allowed for use with this device is 4.8 dBi.
- 2) The transmitter module may not be co-located with any other transmitter or antenna.



As long as 2 conditions above are met, further <u>transmitter</u> test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed

IMPORTANT NOTE: In the event that these conditions <u>can not be met</u> (for example certain laptop configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid and the FCC ID <u>can not</u> be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

End Product Labeling

This transmitter module is authorized only for use in device where the antenna may be installed such that 20 cm may be maintained between the antenna and users. The final end product must be labeled in a visible area with the following: "Contains FCC ID: 2APNR-GM500U1A". The grantee's FCC ID can be used only when all FCC compliance requirements are met.

Manual Information To the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual.