





**Schematic design notice of "10\_BB\_POWER\_PDN" page.**

- Note 10-1: Differential pair of DVDD\_GPU remote sense  
Remote sense trace with GND shielding to PMIC (Differential)  
must be close to BB's ball.
- Note 10-2: Differential pair of DVDD\_PROC remote sense  
Remote sense trace with GND shielding to PMIC (Differential)  
must be close to BB's ball.
- Note 10-3: Remote sense trace with GND shielding to PMIC (Differential)  
Differential pair of DVDD\_MODEM remote sense must be  
close to BB's ball.
- Note 10-4: Remote sense trace with GND shielding to PMIC (Differential)  
Differential pair of DVDD\_CORE remote sense must be  
close to BB's ball.






用SGM的, willLDO输入电压要求高于2.2V, 不在范围内, 无法使用  
12/6 改

**Schematic design notice of "11\_BB\_POWER\_IO" page.**

- Note 11-1: C206 closed DVDD18\_MSDC0 150mil  
C203 closed DVDD18\_MSDC1 150mil
- Note 11-2: C209 closed DVDD28\_MSDC1 150mil
- Note 11-3: Connects "AVDD09\_SSUSB" to GND  
when USB3.0 is not used.
- Note 11-4: Connects "AVDD09\_UFS" to GND when UFS is not used.



Note 11-3

Note 11-4


Note 12-1: "PWRAP\_SPI0\_CSN" and "AUD\_DAT\_MOS10" are bootstrap pin to select which interface will be the JTAG pin out.

PWRAP_SPI0_CSN	AUD_DAT_MOS10	Which interface will be the JTAG pin out	
HI	LO	AP_JTAG	IO_JTAG
HI	LO	N/A	N/A
HI	HI	SPI_CS/SPI_CLK/ SPI_M0/SPI_M1 / EINT8	DPI_11/DPI_HSINC/DPI_VSYNC /DPI_DE/DPI_CK/DPI_D8/DPI_D9
LO	LO	SPI_CS/SPI_CLK/ SPI_M0/SPI_M1 / EINT8	N/A
LO	HI	MSDCL_CLK/CMD/ DAT0/DAT1/DAT2	N/A

Note 12-2: "AUD\_DAT\_MISO0" is bootstrap pin to enable serial JTAG output over USB2.0 interface or not.  
When "AUD\_DAT\_MISO0" is pulled to high in system start up and then USB2.0 interface will be switched into serial JTAG mode.

"AUD\_DAT\_MISO1" is bootstrap pin to select system booting up from eMMC or UFS device.

AUD_DAT_MISO1	Booting device
LO	eMMC
HI	UFS




Note 12-3: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.

Note 12-4: The de-coupling cap. for REFP (AJ18 ball) have to be placed as close to BB as possible.


U201-C


MT6771-SBS



U201-D





MT6771-SBS






**Schematic design notice of "14\_BB\_3" page.**

Note 14-1: The resistor of EMI\_EXTR for DRAM has to be placed near to BB as close as possible  
R501, please select 60.4 ohm 1% resistor




Ext. VUFS18 for UFS



Schematic design notice of "44\_Memory\_eMMC\_LPDDR4X"


- Note 44-1: output voltage properly for LPDDR4X
- Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ.
- Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC.
- Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.  
For other cap for PMIC (>10uF, at PMIC page): please also refer to MMD and layout guide for placement.

1. "Typical Cap" defined in design notice is the minimum cap. to LDO Cout.
2. W. cap can move to application, if (PCB L202H, PCB R0.2 ohm)  
→ value and placement of Cap, please refer design notice



All LDO Input Cap close to chip

YSD\_LDO4  
Connect to VS2 If VCAMD < 1.2V, VCAMD = 1.2V  
Connect to VS1 If VCAMD > 1.2V






**Schematic design notice of "21\_POWER\_MT6358-LDO" page.**

Note 21-1: Please set SH2101 close to C735, making star connection between V1018\_PMU and AVDD18\_S0C near to LDO cap. C2132  
Please also refer to MT6358 design notice for further detail design information


Schematic design notice of "23\_POWER\_MT6358-Audio"

Note 23-1: VDRAM 2 / VDRAM1 output voltage vs. trap pin.


HW GPIO configuration		Trapping Option		DRAM type	VDRAM2 Power source (YS2 LDO1 ball)
AUD_SYNC_MISO	AUD_CLK_MISO	VDRAM1	VDRAM2		
0	0	1.125V	0.6V	LP4X	VDRAM1
0	1	OFF	1.8V	LP4X (Ext x 2 EN)	VS1
1	0	1.225V	OFF	LP3	VDRAM1
1	1	1.125V	1.8V	LP4X (Ext x 1 EN)	VS1



1. AVSS18\_AUD is connected to GND with very short trace
2. AVSS18\_AUX is connected to de-couple cap of AVDD18\_AUD and AU\_YIN0 with ball trace respectively



Please connect DCXO GND to main GND by independent L1-GND via. DON'T connect it through L1 GND






Schematic design notice of "22\_POWER\_MT6358-General"

Note 22-1: EXT\_PMIC\_EN1 : For UFS\_V18, and keep floating if it is not used  
EXT\_PMIC\_EN2 : For VA09 of SUSB/UFS, and keep floating if it is not used





MT6370 PMU's I2C address: 0134 (Write:068, Read:069)  
 MT6370 PD's I2C address: 014E (Write:09C, Read:09D)




**Schematic design notice of "27\_POWER\_SubPMIC-HV powers" page.**

Note 27-1: It is recommended to reserve 0-ohm and cap. for BOM fine tune to minimize RF de-sense.



Note 27-2: It is recommended to reserve 0-ohm for BOM fine tune to minimize RF de-sense.



SIDE KEY




Nano sim1+ sim2&Tcard




Sensor


ALS & PS Sensor



ALS & PS Sensor




M-sensor1




G-sensor

ADD	QM6981	ADD	STK3853
0	0x12	0	0x18
1	0x13	1	0x19




G+Gyro sensor

ADD	BMI120
0	0x68
1	0x69





Thermistor / To sense board level temperature




1. MFC101 must keep a distance about 0.7mm away from AP and far from other heat sources 10mm at least.
2. The distance is the shortest distance from package edge to edge.

Schematic design notice of "77\_PERI\_SENSORS\_MEMs\_ALS/PS" page.

- Note 77-1: [M sensor] Keep a minimum distance of 15mm from power ICs / PCB traces of more than 100mA / magnet component. Check HW design notice for more detail
- Note 77-2: [A+G] For optimized GPS performance, please check HW design notice for Sensor selection guide
- Note 77-3: [A+G] MUST use SPI for optimized sensor hub performance **DO NOT USE I2C**
- Note 77-4: [A+G] Suggest choose sensor support FIFO watermark interrupt otherwise we cannot support Hifi-sensor, daydream VR. And Sensor-location accuracy will become worse.
- Note 77-5: [Baro] Reserve Baro sensor for LPPe femtre (Must for North America Operator / NA SKU)
- Note 77-6: DO NOT share Sensor hub i2c to other non-SCP device
- Note 77-7: Interrupt pin of MEMS sensor must be assign to ball EINT[12:0]



**Smart Audio Amplifier**  
AM7519CSR: 0x58 (0x50 W, 0x31 R)



**Schematic design notice of "62\_PERI\_AUDIO\_IO" page.**



Note 62-1: Part of BEAD6202, BEAD6203, BEAD6204 and BEAD6205 needs changed to "BLM18BD102SN1" for high THD performance (-90dB) but this BOM change will results in FM RSSI 10dB degraded .

Note 62-2: Reserved Cap for CS/RS test, please double check multi-key function when used


Note 62-3: For better ESD or surge performance we need choose suitable device for system protection. Please refer to [Surge device selection guide V2.0] provide by MTK.

Note 62-4:


# LCD




# Front Camera




# Rear Camera



# 副后摄/微距摄像头/闪光灯




# 广角摄像头




ST21NFC, ST54F and ST54H PCB footprint are the same.  
 ST21NFC is NFC controller only; ST54F and ST54H are NFC controller with embedded SE

# ST21 PIN ST54F, CAN NOT SUPPORT ST54H



ST21NFC


C1315 needs to be close to A5 ball within 2mm trace length



- ST21NFC + 1 SWP SIM Only
  - R1352-R1353=0 ohm
  - Q1301-Q1302-Q1303=NC
  - R1323-R1325-R1324-R1327-R1333-R1326-R1351=NC
- ST21NFC+2 SWP SIM
  - Q1301=CS023382P4 ; Q1302-Q1303-CSD17483P4
  - R1327-R1333=1M; R1325-R1324-R1323-R1351-R1352-R1353=0 ohm
  - R1326=1k
- ST54F/54H+1 SWP SIM + 1 SWP eSE
  - R1352=R1353=0 ohm
  - R1323=R1325-R1324-R1327-R1333-R1326-R1351=NC
  - Q1301-Q1302-Q1303=NC



SE ball name definition for ST54F, ST54H, and ST21NFC, respectively

Ball	ST21NFC	ST54F	ST54H
D3	NC	SE_SWP	NC
D4	NC	SE_SPI_MISO	SE_SPI_INT
D6	NC	SE_GND	SE_ISO_CLK
E3	NC	SE_SPI_SCK	SE_SPI_OUT(MISO)
E4	NC	SE_SPI_MSS	SE_SPI_MSS
E5	NC	SE_VCC	SE_SWP
E7	NC	NC	SE_SPI_SCK
B8	NC	SE_SPI_MOSI	SE_ISO_I00
F4	NC	SE_ISO_RST	SE_ISO_RST
G2	NC	SE_ISO_I00	SE_VCC
G3	NC	SE_ISO_CLK	SE_SPI_IN(MOSI)




- Recommended NFC antenna spec. below
- La @ 13.56MHZ is 0.2uH ~ 0.6uH  
 R1330 is damping resistor. The purpose of R1330  
 is Fra\_ant > 30MHZ
  - Antenna Q > 20 is to get network Q^15
  - Antenna turns: 2^6 turns


R1331 is reserved for RF network matching tuning




Attenuator for Detector






Power For MT6177












3G/4G PA







**DCS1800/PCS1900/B34/B39 PRX**







# DRX ANT




# FDD MB DRX




## B2 (B25) + B66 DRX




## B7 DRX




# FDD LB DRX




# TDD MB DRX



## B40 DRX






## B38/41 DRX






# MEMS MIC ±31/20 Ø0








# MOTOR

# Speaker



# Type C



# BCT4321NETB-TR

# MEMS MIC ±31/20 Ø0

Select	Function
0	Sleeve
1	Ring2

