

A Global Leading IoT Terminals And Wireless Data Solutions Provider

SLM756P User Manual

Released Date: 2019/3 File name: SLM756P User Manual Version Number: V1.00 Company: MeiG Smart Technology Co., Ltd

MeiG Smart Technology Co., Ltd

Add: 3/F, No.88, Qinjiang Road, Xuhui District, Shanghai, China

Tel: 86-21-54278676

E-mail: m2msales@meigsmart.com

Http: //www.meigsmart.com

Fax: 86-21-54278679

IMPORTANT NOTICE

COPYRIGHT NOTICE

Copyright © MeiG Smart Technology Co., Ltd. All rights reserved.

All contents of this manual are exclusively owned by MeiG Smart Technology Co., Ltd(MeiG Smart for short), which is under the protection of Chineselawsandcopyrightlaws in international conventions. Anyone shall not copy, spread, distribute, modify or use in other ways with its contents without the written authorization of MeiG Smart. Those whoviolatedwillbe investigated by corresponding legal liability in accordance with the law.

NO GUARANTEE

MeiG Smart makes no representation or warranty, either express or implied, for any content in this document, and will not be liable for any specific merchantability and applicable or any indirect,particular and collateral damage.

CONFIDENTIALITY

All information contained here (including any attachments) is confidential. The recipient acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

DISCLAIMER

MeiG Smart will not take any responsibility for any property and health damage caused by the abnormal operation of customers. Please develop the product according to the technical specification and designing reference guide which defined in the product manual. MeiG Smart have the right to modify the document according to technical requirement with no announcement to the customer.

SLM756P_Hardware Design Guide_V1.00





Foreword

Thank you for using the SLM756P module from Meg Smart. This product can provide data communication services. Please read the user manual carefully before use, you will appreciate its perfect function and simple operation method.

The company does not assume responsibility for property damage or personal injury caused by improper operation of the user. Users are requested to develop the corresponding products according to the technical specifications and reference designs in the manual. Also pay attention to the general safety issues that mobile products should focus on.

Before the announcement, the company has the right to modify the contents of this manual according to the needs of technological development.

1. Introduction	9
2. Module Overview	9
2.1 Summary of features	9
2.2 Block diagram	
3. Module Encapsulation	
3.1 Pin distribution diagram	
3.2 Pin definitions	
3.3 Mechanical Dimensions	
4. Interface Application	4
4.1 Power Supply	4
4 1 1 Power Pin	5
4.2 Power on and off	
4.2.1 Module Boot	6 6
4.2.2 Module Shutdown	
4.2.2 Module Shudown	
4 3 VCOIN Power	
4 A Power Output	Q
4.5 Seriel Dort	ر 10
4.5 Schart oft	
4.6.1 I CD Interface	12 13
4.0.1 LCD Interface	
4.0.2 MILLI callela lillellace	
4.7 Resistive Touch Interface.	
4.0 Audio Interface	
4.9 Audio Interface	
4.9.1 Receiver Interface Circuit	
4.9.1 Whicrophone receiving Circuit	
4.9.2 Heauphone Interface Circuit	
4.9.4 Speaker Interface Circuit	
4.9.5 125 Interface	
4.10 USB INTERACE	
4.10.1 USB UIG	
4.11 Charging Interface	
4.11.2 Charging Detection	
4.11.2 Charge Control	
4.11.5 BAI_IHERM	
4.12 OIM Card Interface	
4.13 SD Card Interface	
4.14 12C Bus Interface (ADC)	
4.15 Analog to Digital Converter (ADC)	
4.16 PWM	
4.17 Motor	
4.18 Antenna Interface	
4.18.1 Main Antenna	
4.18.2 DRX Antenna	
4.18.3 GPS Antenna.	
4.18.4 W1F1/BT antenna	
5. PCB Layout	
5.1. Module PIN distribution	
5.2. PCB layout principles	
5.2.1. Antenna	
5.2.2 Power supply	
5.2.3. SIM card	
5.2.4. MIPI	
5.2.5. USB	
5.2.6.Audio	
5.2.7. Other	

6. Electrical & Reliability	
6.1 Absolute Maximum	
6.2 Working Temperature	
6.3 Working Voltage	
6.4 Digital Interface Features	
6.5 SIM_VDD Characteristics	
6.6 PWRKEY Feature	
6.7 VCOIN Feature	
6.8 Current Consumption (VBAT = 3.8V)	
6.9 Electrostatic Protection	
6.10 Module Operating Frequency Band	
6.11 RF Characteristics	
6.12 Module Conduction Receiving Sensitivity	
6.13 WIFI Main RF Performance	
6.14 BT Main RF Prformance	
6.15 GNSS Main RF Performance	
7. Production	
7.1. Top And Bottom Views Of The Module	
7.2. Recommended Soldering Furnace Temperature Curve	
7.3. Humidity Sensitivity (MSL)	
7.4. Baking Requirements	
8. Support Peripheral Device List	
9. Appendix	
9.1. Related Documents	
9.2. Terms And Explanations	
9.3. Multiplexing function	
9.4. Safety Warning	
10. OEM/Integrators Installation Manual	
10.1. List of applicable FCC rules	
10.2. Summarize the specific operational use conditions	
10.3. Limited module procedures	
10.4. Trace antenna designs	
10.5. RF exposure considerations	
10.6. Antennas	
10.7. Label and compliance information	
10.8. Information on test modes and additional testing requirements	
10.9. Additional testing, Part 15 Subpart B disclaimer	

Version History

Date	Version	Change description	Author
2019-6	1.00	First edition	Zheng Lei

1. Introduction

This document describes the hardware application interface of the module, including the circuit connections and RF interfaces of the relevant applications. It can help users quickly understand the module's interface definition, electrical performance and structural size details. Combined with this and other application documents, users can quickly use modules to design mobile communication applications.

2. Module Overview

The SLM756P module uses the Qualcomm MSM8909 platform solution, the MSM8909 processor is manufactured in a 28nm LP CMOS process, the quad core clocked at 1.1GHz, and the memory supports 8GB+1GB (compatible with 16GB+2GB) LPDDR3. The chip can support WCDMA, FDD-LTE and other standards, and is a highly integrated product.

The working frequency bands that the SLM756P module can support are:

- FDD-LTE: B2/4/5/7/12/13/17
- WCDMA: B2/4/5

The physical interface of the module is a 210-pin pad that provides the following hardware interfaces:

- Two serial ports, including one four-wire serial port and one two-wire serial port.
- LCM (MIPI interface).
- Two-way Camera interface (MIPI data).
- A high-speed USB interface.
- Three audio input interfaces.
- Three-channel audio output interface.
- Two-way UIM card interface.
- GPIO interface.
- Four sets of I2C interfaces.
- A set of SPI interfaces.
- A TF card interface.
- Support GNSS, WiFi, Bluetooth4.1, FM function.

2.1 Summary of features

Table 2.1:	SLM756P	features
------------	---------	----------

Product characteristics	Description
Plateform	Qualcomm MSM8909
CPU	Quad-core A7 (32bit) 1.1GHz

GPU			A304 409.6MHz		
Syster	n mem	ory	8GB eMMC + 1GB LPDDR3/16GB eMMC + 2GB LPDDR3		
OS			Android 5.1/ Android 7.1		
Size			44.0x39.0x3.0mm	n, LCC+LGA130pin	
SLM7 Netwo band	56P - ork (NA (North America)	FDD-LTE: B2/4/5/7/12/13/17 WCDMA: B2/4/5		
Wi-Fi			IEEE 802.11a/b/g	/n 2.4G&5G	
Blueto	ooth		BT4.1		
FM			Support		
GNSS	;		GPS/Beidou/Glona	355	
	TDD-	LTE	Cat4 TDD-I TF 11	7/30Mbps	
	FDD-	LTE	Cat4 FDD-LTE 150	D/50Mbps	
DAT	DC-H	SPA+	42/11.2Mbps		
A	TD-H	SPA	2.8/2.3Mbps		
	-				
SIM			DSDS (Dual Sim-card Dual Stanby) 3.0/1.8V Support SIM hot plug L/W/G+G with CSFB to W/G L/TDS/G+G with CSFB		
			Matrix:		
			HD(720p): 1280*720@60fps		
Displa	зу		LCM Size: User defined		
			Interface: MIPI DSI 4-lane		
			Interface: main: MIPI CSI0 2-lanes; front: MIPI CSI1 1-lanes		
			Camera Pixel: Max	x: FRONT5M/REAR8M	
Came (Fror	era nt and r	ear)	Video decode	1080p 30 fps: HEVC/H264/ MP4/DivX/VP8 WVGA 30 fps:H.263	
			Video encode	720p 30 fps:H264 WVGA 30 fps:VP8/MP4	
lar in the	David		Key (Power on/off	, Volume+, Volume-)	
input	Device		Capacitive TP		
Reset		Support HW reset			
			Interface	Main function description	
			VBAT	Module power input, 3.3V ~ 4.2V, nominal value 3.8V	
Annlic	ation in	terface	SDIO *1	TF Card, Support32GB max	
			USB	SupportOTG FORCE_USB_BOOT (Pull-up forced USB boot for emergency download)	
			UART*2	A set of 4-wire uart, a set of 2-wire uart	

I2C*4	For sensors/TP/others
SPI*1	Master only
ADC*2	Support
Charging function	Built-in 5V/1.44A, support external charging chip
Motor	Support
GPIO	17
VCOIN	Real-time clock backup battery
RF PIN	Multimode LTE main antenna Multimode LTE diversity antenna The GPS antenna 2.4 G WiFi/BT antenna
Audio	2-way single-ended MIC (ECM&MEMS),1 way headphone MIC 1 way speakerphone (with amplifier) 1 way earpiece 1 channel stereo headset

2.2 Block diagram

The following figure lists the main functional parts of the module.

- MSM8909 Baseband
- PM8909 Power management
- Antenna interface
- MIPI interface
- Storage EMCP
- AUDIO interface
- Serial port, SD card interface, SIM card interface, I2C interface, etc.

3. Module Encapsulation

3.1 Pin distribution diagram





3.2 Pin definitions

Table 3.1: Pin description

MEIG

Pin Name	Pin number I/O		Description	Comment	
The power supply					
VBAT	49、50	Ι	The module provides four VBAT power pin pins. The SLM756P operates from a single supply with a voltage range from 3.3V to 4.2V for VBAT.	Externally, the capacitor and Zener diode need to be	
VBUS	51	Ι	Charging input power.	for surge protection.	
VCOIN	68	I/O	The external backup battery provides power to the system real-time clock when the system power supply VBAT is not in place. The backup battery is charged when VBAT is in place.	Connect the 3V button battery or large capacitor to the VCOIN pin.	
VREG_L2_1P2	6	0	1.2V power output for CAM DVDD power supply	200mA	
VREG_L6_1P8	7	0	1.8V power output for LCM, Camera and other low current supplies.	200mA	
VREG_L17_2P85	8	0	2.85V power output for Camera power supply.	420mA	
VREG_L11_SDC	94	0	TF card power supply pin	600mA	
VREG_L8_2P9	9	0	2.9V power output for Camera power supply.	300mA	
VREG_L14_UIM1	107	0	UIM1 power supply pin	55mA	
VREG_L15_UIM2	103	0	UIM2 power supply pin	55mA	
GND	3、15、22、25、 28、47、48、53、 55、56、60、62、 64、66、85、87、 93、102、111、		Ground		
	Display inter	rface (M			
MIPI_DSI0_CLK_N	119	I/O	MIDLLOD 1 1		
MIPI_DSI0_CLK_P	120	I/O	MIPI_LCD CIOCK		
MIPI_DSI0_LANE0_N MIPI_DSI0_LANE0_P	121 122	I/O I/O	MIPI_LCD data		



MIPI_DSI0_LANE1_N	123	I/O		
MIPI DSI0 LANE1 P	124	I/O		
MIPI DSI0 LANE2 N	125	I/O		
MIPL DSI0 LANE2 P	126	I/O		
MIPI DSI0 LANE3 N	1	I/O		
MIPL DSI0 LANE3 P	2	I/O		
ICD RST N	117	0	I CD reset	
LCD_R51_R	5	I	I CD frame sync signal	
	J	IART	LED frame syne signal	
LIART TX	80		UART1 Data sent	
UART RX	79	I	UART1 Data recention	
LIART CTS	79	I	UART1 Clear to send	
	78	1	UAPT1 Paguest to send	
UART_KIS	82	0	UART2 Data cont	dahug
UART_MSM_TA	02	U 1	UART2 Data sent	debug
UAR1_MSM_RX	81		UAR12 Data reception	debug
		rd Interfac	e	
UIMI_DET	88	1	UIM1 detect	
UIM1_RESET	108	0	UIM1 reset	
UIM1_CLK	110	0	UIM1 clock	
UIM1_DATA	109	I/O	UIM1 data	
UIM2_DET	84	Ι	UIM2 detect	
UIM2_RESET	104	0	UIM2 reset	
UIM2_CLK	106	0	UIM2 clock	
	107	T/O		
UIM2_DATA	105	I/O	UIM2 data	
UIM2_DATA	105 Fron	t Camera	UIM2 data	
UIM2_DATA MIPI CSI1 LANE0 N	105 Fron 26	t Camera	UIM2 data Front Camera MIPI data	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P	105 Fron 26 27	I/O t Camera I/O I/O	UIM2 data Front Camera MIPI data Front Camera MIPI data	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N	105 Fron 26 27 29	I/O t Camera I/O I/O I/O	Front Camera MIPI data Front Camera MIPI data	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P	105 Fron 26 27 29 30	I/O t Camera I/O I/O I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK	105 Fron 26 27 29 30 31	I/O t Camera I/O I/O I/O I/O I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N	105 Fron 26 27 29 30 31 32	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera reset	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN	105 Fron 26 27 29 30 31 31 32 33	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera reset Front Camera dormancy	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN	105 Fron 26 27 29 30 31 32 33 Real	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera reset Front Camera dormancy	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPL_CSI0_LANE0_N	105 Fron 26 27 29 30 31 32 33 Rear	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera reset Front Camera dormancy	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P	105 Fron 26 27 29 30 31 32 33 Rear 16 17	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPL_CSI0_LANE1_N	105 From 26 27 29 30 31 32 33 Rear 16 17 18	I/O I/O I/O I/O I/O I/O I/O I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera reset Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_N	105 Fron 26 27 29 30 31 32 33 Rear 16 17 18 10	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI data Front Camera main clock Front Camera main clock Front Camera reset Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_P MIPI_CSI0_CLANE1_P	105 Fron 26 27 29 30 31 32 33 Rear 16 17 18 19	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_N MIPI_CSI0_LANE1_P MIPI_CSI0_CLK_N	105 From 26 27 29 30 31 32 33 Rear 16 17 18 19 20	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera reset Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_N MIPI_CSI0_LANE1_P MIPI_CSI0_CLK_P	105 Fron 26 27 29 30 31 32 33 Rear 16 17 18 19 20 21	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI clock Rear Camera MIPI clock	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_P MIPI_CSI0_LANE1_P MIPI_CSI0_CLK_N MIPI_CSI0_CLK_P CAM0_MCLK	105 From 26 27 29 30 31 32 33 Rear 16 17 18 19 20 21 14	I/O I/O I/O I/O I/O I/O I/O I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_N MIPI_CSI0_LANE1_P MIPI_CSI0_CLK_N MIPI_CSI0_CLK_P CAM0_MCLK CAM0_RST_N	105 From 26 27 29 30 31 32 33 Rear 16 17 18 19 20 21 14 12	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI clock Rear Camera MIPI clock Rear Camera main clock Rear Camera main clock	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_N MIPI_CSI0_LANE1_P MIPI_CSI0_CLK_N MIPI_CSI0_CLK_P CAM0_MCLK CAM0_RST_N CAM0_PWDN	105 From 26 27 29 30 31 32 33 Rear 16 17 18 19 20 21 14 12 13	I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera reset Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI clock Rear Camera MIPI clock Rear Camera main clock Rear Camera main clock	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_P MIPI_CSI0_LANE1_P MIPI_CSI0_CLK_N MIPI_CSI0_CLK_P CAM0_MCLK CAM0_RST_N CAM0_PWDN	105 From 26 27 29 30 31 32 33 Rear 16 17 18 19 20 21 14 12 13 Audio	I/O I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI clock Rear Camera MIPI clock Rear Camera main clock Rear Camera main clock	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_N MIPI_CSI0_LANE1_P MIPI_CSI0_CLK_N MIPI_CSI0_CLK_P CAM0_RST_N CAM0_RST_N CAM0_PWDN	105 From 26 27 29 30 31 32 33 Rear 16 17 18 19 20 21 14 12 13 Audio 34	I/O I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI clock Rear Camera MIPI clock Rear Camera main clock Rear Camera main clock Rear Camera dormancy MIC reference ground	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE1_N MIPI_CSI0_LANE1_P MIPI_CSI0_CLK_N MIPI_CSI0_CLK_P CAM0_MCLK CAM0_RST_N CAM0_PWDN GND_MIC MIC_IN1_P	105 From 26 27 29 30 31 32 33 Rear 16 17 18 19 20 21 14 12 13 Audio 34	I/O I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI data Rear Camera MIPI clock Rear Camera MIPI clock Rear Camera main clock Rear Camera main clock Rear Camera dormancy MIC reference ground Main MIC	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_P MIPI_CSI0_LANE1_P MIPI_CSI0_CLK_N MIPI_CSI0_CLK_P CAM0_MCLK CAM0_RST_N CAM0_PWDN GND_MIC MIC_IN1_P MIC_IN2_P	105 From 26 27 29 30 31 32 33 Rear 16 17 18 19 20 21 14 12 13 Audio 34 35 36	I/O I/O	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI clock Rear Camera MIPI clock Rear Camera main clock Rear Camera main clock Rear Camera dormancy MIC reference ground Main MIC Headphone MIC	
UIM2_DATA MIPI_CSI1_LANE0_N MIPI_CSI1_LANE0_P MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN MIPI_CSI0_LANE0_N MIPI_CSI0_LANE0_P MIPI_CSI0_LANE1_N MIPI_CSI0_LANE1_P MIPI_CSI0_CLK_N MIPI_CSI0_CLK_P CAM0_MCLK CAM0_RST_N CAM0_RST_N CAM0_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P	105 From 26 27 29 30 31 32 33 Rear 16 17 18 19 20 21 14 12 13 Audio 34 35 36 37	I/O I/O <	Front Camera MIPI data Front Camera MIPI data Front Camera MIPI clock Front Camera main clock Front Camera main clock Front Camera reset Front Camera dormancy Rear Camera MIPI data Rear Camera MIPI clock Rear Camera MIPI clock Rear Camera main clock Rear Camera main clock Rear Camera dormancy MIC reference ground Main MIC Headphone MIC Noise MIC	

CDC_HPH_L	40	0	Headphone left channel	
CDC_HS_DET	45	Ι	Headphone plug detection	
CDC_HPH_REF	39	Ι	Headphone reference ground	
CDC_EAR_P	41	0	Earpiece output positive	
CDC_EAR_M	42	0	Earpiece output negative	
SEVE DEV B	42	0	Amplifier (0.85W) output	Class D
SF KK_DK V_F	45	0	positive	Class_D
SPKP DPV M	44	0	Amplifier (0.85W) output	Class D
	44	0	negative	Class_D
	SD Card	Interface	•	
SDC2_SDCARD_DET	95	I/O	SD card insertion detection	
SDC2_SDCARD_CMD	96	I/O	SD CMD signal	
SDC2_SDCARD_CLK	97	I/O	SD clock signal	
SDC2_SDCARD_D0	98	I/O		
SDC2_SDCARD_D1	99	I/O		
SDC2_SDCARD_D2	100	I/O	SD data signal	
SDC2_SDCARD_D3	101	I/O		
	Ľ	2C		
CAM_I2C_SDA	23	I/O	I2C signal, dedicated to CAM	
CAM DC SCI	24	I/O	IC signal dedicated to CAM	
CAM_I2C_SCL	24	1/0	12C signal, dedicated to CAM	
SENSOR 12C SDA	59	I/O	I2C signal default SENSOR	
SENSOR_12C_SDA	57	10	12C signal, default beitsork	
SENSOR 12C SCL	58	I/O	I2C signal default SENSOR	Up to the L6
	20	10		
TP I2C SDA	72	I/O	I2C signal, default TP	
		10		
TP_I2C_SCL	71	I/O	I2C signal, default TP	
	1	P	<u> </u>	
TP INT N	73	I	TP interrupt signal	
TP RST N	74	0	TP reset signal	
	U	SB		
USB DM	112	I/O	USB DM	
USB DP	113	I/O	USB DP	
	114	I	USB ID	
	Antenna	interface		
RF MAIN	86	I/O	The main antenna	
RE WIEI/BT	54	I/O	WIFI/BT antenna	
RF DIV	65	I	Diversity antenna	
RE GPS	61	I	GPS antenna	
	GPIO and de	fault fund	ction	
			Generic GPIO without default	
GPIO0	92	I/O	configuration	
			Generic GPIO without default	
GPIO1	91	I/O	configuration	
		-	Generic GPIO without default	
GPIO2	90	I/O	configuration	
CDIO2	80	I/O	Generic GPIO without default	
I TP II 13	07	1/1/	I Generie GLIO, without default	

			configuration	
GPIO8_SPI1_MOSI	116	0	SPI interface	
GPIO9_SPI1_MISO	10	Ι	SPI interface	
GPIO10_SPI1_CS	11	0	SPI interface	
GPIO11_SPI1_CLK	83	0	SPI interface	
GPIO14	76	I/O	Generic GPIO, without default	
011014	70	ľО	configuration	
GPIO15	75	I/O	Generic GPIO, without default	
	15	1/O	configuration	
GPIO16	70	I/O	Generic GPIO, without default	
	70	1/0	configuration	
GPIO17	69	I/O	Generic GPIO, without default	
		2.0	configuration	
GPIO36	127	I/O	Generic GPIO, without default	
		2.0	configuration	
GPIO90	128	I/O	Generic GPIO, without default	
	-		configuration	
GPIO95	130	I/O	Generic GPIO, without default	
			configuration	
GPIO98	129	I/O	Generic GPIO, without default	
			configuration	
	Other fun	ictional pi	in	
KYPD_PWR_N	52	Ι	Powerkey	
PM_RESIN_N	57	Ι	Pull down to achieve reset	
			Battery temperature detection	
BAT_THERM	46	Ι	(default battery terminal NTC	
			resistance is 10K)	
PM8909 MPP4	67	T	Analog voltage input for use as	
	÷.		an ADC input	
PM8909 MPP2	4	0	Analog voltage output for use	
	•	Ŭ	as a PWM output	
RF_FM	63	Ι	FM antenna signal	

Table 3.2: Pin Characteristics

Pin#	Pin name	GPIO Interrupt	Pad characteristics	Functional description
1	MIPI_DSI0_LANE3_N		AI, AO	MIPI display serial interface 0 lane 3 - negative
2	MIPI_DSI0_LANE3_P		AI, AO	MIPI display serial interface 0 lane 3 - positive
3	GND		GND	GND
4	PM8909_MPP2	MPP2**	AO-Z; DO	Configurable MPP; used for PWM
5	LCD_TE0	GPIO24	B-PD:nppukp	Configurable I/O,CCI_TIMER0, GP_CLK0
6	VREG_L2_1P2		OUPUT	PMU Supply 1.2V
7	VREG_L6_1P8		OUPUT	PMU Supply 1.8V
8	VREG_L17_2P85		OUPUT	PMU Supply 2.85V
9	VREG_L8_2P9		OUPUT	PMU Supply 2.9V
10	GPIO9_SPI_MISO	GPIO9	B-PD:nppukp	Configurable I/O SPI



11	GPIO10_SPI_CS	GPIO10	B-PD:nppukp	Configurable I/O SPI or I2C
12	CAM0_RST_N	GPIO35*	DO;B-PD:nppukp	Rear camera reset; Configurable I/O
13	CAM0_PWDN	GPIO34*	DO;B-PD:nppukp	Rear camera pwdn;Configurable I/O
14	CAM0_MCLK	GPIO26	DO;B-PD:nppukp	Rear camera clock; Configurable I/O
15	GND		GND	GND
16	MIPI_CSI0_LANE0_N		AI, AO	MIPI camera serial interface 0 lane 0 - negative
17	MIPI_CSI0_LANE0_P		AI, AO	MIPI camera serial interface 0 lane 0 - positive
18	MIPI_CSI0_LANE1_N		AI, AO	MIPI camera serial interface 0 lane 1 - negative
19	MIPI_CSI0_LANE1_P		AI, AO	MIPI camera serial interface 0 lane 1 - positive
20	MIPI_CSI0_CLK_N		AI	MIPI camera serial interface 0 CLK - negative
21	MIPI_CSI0_CLK_P		AI	MIPI camera serial interface 0 CLK - positive
22	GND		GND	GND
23	CAM_I2C_SDA	GPIO29	B-PD:nppukp	Camera I2C_SDA,can' t be used for other
24	CAM_I2C_SCL	GPIO30	B-PD:nppukp	Camera I2C_SCL,can' t be used for other
25	GND		GND	GND
26	MIPI_CSI1_LANE0_N		AI, AO	MIPI camera serial interface 1 lane 0 - negative
27	MIPI_CSI1_LANE0_P		AI, AO	MIPI camera serial interface 1 lane 0 - positive
28	GND		GND	GND
29	MIPI_CSI1_CLK_N		AI	MIPI camera serial interface 1 clock – negative
29 30	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P		AI	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive
29 30 31	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK	GPIO27	AI AI DO;B-PD:nppukp	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O
29 30 31 32	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N	GPIO27 GPIO28*	AI AI DO;B-PD:nppukp DO;B-PD:nppukp	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O
29 30 31 32 33	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O
29 30 31 32 33 34	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND
29 30 31 32 33 34 35	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND AI	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended
29 30 31 32 33 34 35 36	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND AI AI	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended
29 30 31 32 33 34 35 36 37	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND AI AI AI	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended Microphone 3 input, single-ended
29 30 31 32 33 34 35 36 37 38	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P CDC_HPH_R	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND AI AI AI AI	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended Microphone 3 input, single-ended Earphone right output
29 30 31 32 33 34 35 36 37 38 39	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P CDC_HPH_R CDC_HPH_REF	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND AI AI AI AI AI	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended Microphone 3 input, single-ended Earphone right output Earphone driver amplifier ground reference
29 30 31 32 33 34 35 36 37 38 39 40	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P CDC_HPH_R CDC_HPH_REF CDC_HPH_L	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND AI AI AI AI AI AO AI	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended Microphone 3 input, single-ended Earphone right output Earphone driver amplifier ground reference Earphone left output
29 30 31 32 33 34 35 36 37 38 39 40 41	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P CDC_HPH_R CDC_HPH_REF CDC_HPH_L CDC_EAR_P	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND AI AI AI AI AO AI AO AO	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended Microphone 3 input, single-ended Earphone right output Earphone driver amplifier ground reference Earphone left output Earpiece amplifier output, differential plus
29 30 31 32 33 34 35 36 37 38 39 40 41 42	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P CDC_HPH_R CDC_HPH_REF CDC_HPH_L CDC_EAR_P CDC_EAR_M	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND AI AI AI AI AI AO AI AO AO AO	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended Microphone 3 input, single-ended Earphone right output Earphone driver amplifier ground reference Earphone left output Earpiece amplifier output, differential plus Earpiece amplifier output, differential minus
29 30 31 32 33 34 35 36 37 38 39 40 41 42 43	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P CDC_HPH_R CDC_HPH_REF CDC_HPH_L CDC_EAR_P CDC_EAR_M SPKR_OUT_P	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND AI AI AI AI AO AO AO AO AO	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended Microphone 3 input, single-ended Earphone right output Earphone driver amplifier ground reference Earphone left output Earpiece amplifier output, differential plus Earpiece amplifier output, differential minus Speaker (0.85w / 4.2V) driver output, plus
29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P CDC_HPH_R CDC_HPH_REF CDC_HPH_L CDC_EAR_P CDC_EAR_M SPKR_OUT_P SPKR_OUT_M	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp GND AI AI AI AI AO AO AO AO AO AO AO	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended Microphone 3 input, single-ended Earphone right output Earphone driver amplifier ground reference Earphone left output Earpiece amplifier output, differential plus Earpiece amplifier output, differential minus Speaker (0.85w / 4.2V) driver output, minus
29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P CDC_HPH_R CDC_HPH_R CDC_HPH_REF CDC_HPH_L CDC_EAR_P CDC_EAR_M SPKR_OUT_P SPKR_OUT_M CDC_HS_DET	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp GND AI AI AI AI AO AO AO AO AO AO AO AO DI	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended Microphone 3 input, single-ended Earphone right output Earphone driver amplifier ground reference Earphone left output Earpiece amplifier output, differential plus Earpiece amplifier output, differential minus Speaker (0.85w / 4.2V) driver output, plus Headset detection
29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46	MIPI_CSI1_CLK_N MIPI_CSI1_CLK_P CAM1_MCLK CAM1_RST_N CAM1_PWDN GND_MIC MIC_IN1_P MIC_IN2_P MIC_IN3_P CDC_HPH_R CDC_HPH_REF CDC_HPH_REF CDC_HPH_L CDC_EAR_P CDC_EAR_P CDC_EAR_M SPKR_OUT_P SPKR_OUT_M CDC_HS_DET BAT_THERM	GPIO27 GPIO28* GPIO33	AI AI DO;B-PD:nppukp DO;B-PD:nppukp DI;B-PD:nppukp GND AI AI AI AI AO AI AO AO AO AO AO AO AO DI DI	MIPI camera serial interface 1 clock - negative MIPI camera serial interface 1 clock - positive Camera master clock 1 Configurable I/O Front camera reset Configurable I/O Front camera pwdn Configurable I/O MIC GND Microphone 1 input, single-ended Earphone Microphone input, single-ended Microphone 3 input, single-ended Earphone right output Earphone driver amplifier ground reference Earphone left output Earpiece amplifier output, differential plus Earpiece amplifier output, differential minus Speaker (0.85w / 4.2V) driver output, plus Headset detection Battery therm monitor

48	GND		GND	GND
49	VBAT		PI,PO	Battery
50	VBAT		PI,PO	Battery
51	VBUS		PI	USB VBUS Voltage
52	KYPD_PWR_N		DI	Power on key
53	GND		GND	GND
54	RF_WIFI/BT		AI,AO	RF signal
55	GND		GND	GND
56	GND		GND	GND
57	PM_RESIN_N		DI	PMIC reset
58	GPIO7_I2C_SCL	GPIO7	DO;B-PD:nppukp	Configurable I/O I2C or GPIO
59	GPIO6_I2C_SDA	GPIO6	DO;B-PD:nppukp	Configurable I/O I2C or GPIO
60	GND		GND	GND
61	RF_GPS		AI	RF signal-GPS ANT
62	GND		GND	GND
63	RF_FM		AI	RF signal-FM ANT
64	GND		GND	GND
65	RF_DIV		AI	RF signal-DIV ANT
66	GND		GND	GND
67	PM8909_MPP4	MPP4**	AO-Z;DI	Configurable MPP; used for ADC IN
68	VCOIN		PI	VCOIN
69	GPIO17	GPIO17	B-PD:nppukp	Configurable I/O,
70	GPIO16	GPIO16	B-PD:nppukp	Configurable I/O,
71	TP_I2C_SCL	GPIO19	B;B-PD:nppukp	Configurable I/O CTP I2C
72	TP_I2C_SDA	GPIO18	B;B-PD:nppukp	Configurable I/O CTP I2C
73	TP_INT_N	GPIO13*	DI;B-PD:nppukp	Configurable I/O Touchscreen interrupt
74	TP_RST_N	GPIO12*	DI;B-PD:nppukp	Configurable I/O Touchscreen reset
75	SMB_I2C_SCL	GPIO15	B;B-PD:nppukp	Configurable I/O SMB I2C
76	SMB_I2C_SDA	GPIO14	B;B-PD:nppukp	Configurable I/O SMB I2C
77	UART1_RTS	GPIO112*	B;B-PD:nppukp	Configurable I/O UARTor I2C SCL
78	UART1_CTS	GPIO111*	B-PD:nppukp	Configurable I/O UARTor I2C SDA
79	UART1_RX	GPIO21*	B-PD:nppukp	Configurable I/O UART
80	UART1_TX	GPIO20*	B-PD:nppukp	Configurable I/O UART
81	UART2_MSM_RX	GPIO5*	B;B-PD:nppukp	Configurable I/O UART for debug
82	UART2_MSM_TX	GPIO4	BD;B-PD:nppukp	Configurable I/O UART for debug
83	GPIO11_SPI_CLK	GPIO11*	B-PD:nppukp	Configurable I/O SPI or I2C
84	UIM2_DET_N	GPIO52	DI,B-PD:nppukp	Configurable I/O UIM2 removal detection
85	GND		GND	GND

86	RF_MAIN		AI,AO	RF signal-Main ANT
87	GND		GND	GND
88	UIM1_DET_N	GPIO56	DI,B-PD:nppukp	Configurable I/O UIM1 removal detection
89	GPIO3	GPIO3	B-PD:nppukp	Configurable I/O, MI2S_2_D1
90	GPIO2	GPIO2	B-PD:nppukp	Configurable I/O,MI2S_2_D0
91	GPIO1	GPIO1	B-PD:nppukp	Configurable I/O,MI2S_2_SCK
92	GPIO0	GPIO0	B-PD:nppukp	Configurable I/O,MI2S_2_WS
93	GND		GND	GND
94	VREG_L11_SDC		PO	PMIC output 2.95V
95	SDC2_SDCARD_DET	GPIO38*	B-PD:nppukp	Configurable I/O ,SD_DET_N
96	SDC2_SDCARD_CMD		BH-PD:nppukp	Secure digital controller 2 command
97	SDC2_SDCARD_CLK		BH-NP:pdpukp	Secure digital controller 2 clock
98	SDC2_SDCARD_D0		BH-PD:nppukp	Secure digital controller 2 data bit 0
99	SDC2_SDCARD_D1		BH-PD:nppukp	Secure digital controller 2 data bit 1
100	SDC2_SDCARD_D2		BH-PD:nppukp	Secure digital controller 2 data bit 2
101	SDC2_SDCARD_D3		BH-PD:nppukp	Secure digital controller 2 data bit 3
102	GND		GND	GND
103	VREG_L15_UIM2		PO	PMIC supply for UIM2
104	UIM2_RESET		DO,B-PD:nppukp	Configurable I/O UIM2 reset
105	UIM2_DATA		B,B-PD:nppukp	Configurable I/O UIM2 data
106	UIM2_CLK		DO,B-PD:nppukp	Configurable I/O UIM2 clock
107	VREG_L14_UIM1		PO	PMIC supply for UIM1
108	UIM1_RESET		DO,B-PD:nppukp	Configurable I/O UIM1 reset
109	UIM1_DATA		B,B-PD:nppukp	Configurable I/O UIM1 data
110	UIM1_CLK		DO,B-PD:nppukp	Configurable I/O UIM1 clock
111	GND		GND	GND
112	USB_DM		AI, AO	USB data minus
113	USB_DP		AI, AO	USB data plus
114	USB_ID		AI	USB ID
115	GND		GND	GND
116	GPIO8_SPI_MOSI	GPIO8	B-PD:nppukp	Configurable I/O SPI
117	LCD_RST_N	GPIO25*	B-PD:nppukp	Configurable I/O, #DSI_RST# ,MDP_VSYNC_S
118	GND		GND	GND
119	MIPI_DSI0_CLK_N		AO	MIPI display serial interface 0 clock – negative
120	MIPI_DSI0_CLK_P		AO	MIPI display serial interface 0 clock -positive
121	MIPI_DSI0_LANE0_N		AI, AO	MIPI display serial interface 0 lane 0 – negative
122	MIPI_DSI0_LANE0_P		AI, AO	MIPI display serial interface 0 lane 0 -positive

123	MIPI_DSI0_LANE1_N		AI, AO	MIPI display serial interface 0 lane 1 – negative
124	MIPI_DSI0_LANE1_P		AI, AO	MIPI display serial interface 0 lane 1 –positive
125	MIPI_DSI0_LANE2_N		AI, AO	MIPI display serial interface 0 lane 2 –negative
126	MIPI_DSI0_LANE2_P		AI, AO	MIPI display serial interface 0 lane 2 –positive
127	GPIO36	GPIO36*	B-PD:nppukp	Configurable I/O
128	GPIO90_KEY_VOL_U P	GPIO90*	DI;B-PD:nppukp	Configurable I/O Keypad sense bit 0
129	GPIO98	GPIO98*	B-PD:nppukp	Configurable I/O
130	GPIO95	GPIO95*	B-PD:nppukp	Configurable I/O

- *: Wake-up system interrupt pin
- **: Power chip (PM8909) pin
- B: Bidirectionaldigital with CMOS input
- H: High-voltage tolerant

- NP: pdpukp=defaultno-pull with programmable options following the colon (:)
- PD: nppukp=defaultpulldownwith programmable options following the colon (:)
- PU: nppdkp=defaultpullupwith programmable options following the colon (:)
- KP: nppdpu=defaultkeeperwith programmable options following the colon (:)

CPIO	Modulo nin	BLSP Multipl	BLSP Multiplexing function (default is blue)			
Grio	Module pli	SPI	UART	I2C	Other functions	
GPIO0	92	MOSI			I2S/GPIO	
GPIO1	91	MISO			I2S/GPIO	
GPIO2	90	CS_N			I2S/GPIO	
GPIO3	89	CLK			I2S/GPIO	
GPIO4	82	MOSI	TX		GPIO	
GPIO5	81	MISO	RX		GPIO	
GPIO6	59	CS_N	CTS	SDA	GPIO	
GPIO7	58	CLK	RTS	SCL	GPIO	
GPIO8	116	MOSI			GPIO	
GPIO9	10	MISO			GPIO	
GPIO10	11	CS_N		SDA	GPIO	
GPIO11	83	CLK		SCL	GPIO	
GPIO12	74	MOSI			GPIO	
GPIO13	73	MISO			GPIO	

Table 3.3: Multiplexing function



GPIO14	76	CS_N		SDA	GPIO
GPIO15	75	CLK		SCL	GPIO
GPIO16	70	MOSI			GPIO
GPIO17	69	MISO			GPIO
GPIO18	72	CS_N		SDA	GPIO
GPIO19	71	CLK		SCL	GPIO
GPIO20	80	MOSI	TX		GPIO
GPIO21	79	MISO	RX		GPIO
GPIO111	78	CS_N	CTS	SDA	GPIO
GPIO112	77	CLK	RTS	SCL	GPIO



3.3 Mechanical Dimensions

TOP:





BOTTOM:











Figure 3.3: Recommended PCB package size (unit: mm)

4. Interface Application

4.1 Power Supply

MEIG

In the case of a battery device, the voltage input range of the module VBAT is 3.4V to 4.2V, and the recommended voltage is 3.8V. In the LTE band, when the module is transmitting at maximum power, the peak current can reach up to 3A, resulting in a large voltage drop on VBAT.

It is recommended to use a large capacitor regulator close to VBAT. It is recommended to use two 47uF ceramic capacitors. Parallel 33PF and 10PF capacitors can effectively remove high frequency interference. To prevent damage to the chip due to ESD and surge, it is recommended to use a suitable TVS tube and a 5.6V/500mW Zener diode at the VBAT pin of the module. For PCB layout, the capacitors and diodes should be as close as possible to the VBAT pin of the module. The user can directly power the module with a 3.7V lithium-ion battery. When using the battery, the impedance between the VBAT pin and the battery should be less than $150m\Omega$.



Figure 4.1: VBAT input reference circuit

If it is a DC power supply device, the DC input voltage is 5V-12V, and the recommended circuit that can be powered by DC-DC is shown below.





Figure 4.2: DC-DC power supply circuit

Note:

If the user does not use battery power, please note that a 10K resistor is connected to the 134 pin (BAT_THERM) of the module and pulled down to GND to prevent the software from judging the abnormal battery temperature after the module is turned on, resulting in shutdown. The connection diagram is as follows:



Figure 4.3: Connection diagram when not powered by battery

4.1.1 Power Pin

The VBAT pin (49, 50) is used for power supply input. In the user's design, please pay special attention to the design of the power supply part to ensure that the VBAT drop should not be lower than 3.4V even when the module consumes 2A. If the voltage drops below 3.4V, the module may shut down. The PCB layout from the VBAT pin to the power supply should be wide enough to reduce the voltage drop in the transmit burst mode.





Figure 4.4: VBAT lowest voltage drop

4.2 Power on and off

Do not turn on the module when the module's temperature and voltage limits are exceeded. In extreme cases, such operations can cause permanent damage to the module.

4.2.1 Module Boot

The user can power up the module by pulling the PWRKEY pin (52) low. Pull down for at least 5 seconds. This pin has been pulled up to 1.8V in the module. The recommended circuit is as follows:



Figure 4.5: Using an external signal to drive the module to boot





Figure 4.6: Use the PWRKEY button circuit to boot

The following figure is the boot timing description:



Figure 4.7: Using PWRKEY boot timing diagram

4.2.2 Module Shutdown

Users can use the PWRKEY pin to shut down.

4.2.2.1 PWRKEY Shutdown

The user can turn off the PWRKEY signal by pulling it down for at least 3 seconds. The shutdown circuit can refer to the design of the boot circuit. After the module detects the shutdown action, a prompt window pops up on the screen to confirm whether to perform the shutdown action.

The user can achieve a forced shutdown by pulling PWRKEY down for a long time, pulling down for at least 15 seconds

4.2.3 Module Reset

The SLM756P module supports a reset function that allows the user to quickly restart the module by pulling the module's PM_RESIN_N1 (PIN57) pin low. The RESET signal is used as the volume-key by default in Android. If you need to use the RESET signal, you need to modify the software. The recommended circuit is as follows:





Figure 4.8: Reset using the key circuit



Figure 4.9: Reset Module Using External Signa

When the pin is high, the voltage is typically 1.8V. Therefore, for users with a level of 3V or 3.3V, it is not possible to directly use the GPIO of the MCU to drive the pin. An isolation circuit is required. The hardware parameters of the RESET can refer to the following table:

Table 4.1: RESET Hardware Parameters

Pin	Description	Minimum	Typical	Maximum	Unit
	Input high level	1	-	-	V
DECET	Input low level	-	-	0.65	V
NESET	Pull down	500			ms
	effective time	300		-	1115

Figure 4.7: Using PWRKEY boot timing diagram

4.3 VCOIN Power

When VBAT is disconnected, the user needs to save the real-time clock. The VCOIN pin cannot be suspended. It should be connected to a large capacitor or battery. When external capacitor is connected, the recommended value is 100uF, and the real-time clock can be kept for 1 minute. The reference design circuit is used when the RTC power supply uses an external large capacitor or battery to power the RTC inside the module:



Figure 4.10: External Capacitor Powering the RTC

Non-rechargeable battery powered:

MEI



Figure 4.11: Non-rechargeable battery to power the RTC

Rechargeable battery powered:



Figure 4.12: Rechargeable Battery Powers RTC

This VCOIN power supply is typically 3.0V and consumes approximately 8uA when VBAT is disconnected.

4.4 Power Output

The SLM756P has multiple power outputs. For LCD, Camera, touch panel, etc. In application, it is recommended to add parallel 33PF and 10PF capacitors to each power supply to effectively remove high frequency interference.

Table 4.2: Power Description

Signal	Programmable	Default	Drive Current(mA)
Signal	Range (V)	Voltage(V)	Drive Current(IIIA)



VREG_L2_1P2		1.8	200
VREG_L6_1P8	-	1.8	200
VREG_L17_2P85	-	2.85	420
VREG_L11_SDC	1.75~3.337	2.95	600
VREG_L8_2P9	-	2.9	300
VREG_L14_UIM1	1.75~3.337	1.8/3.3	55
VREG_L15_UIM2	1.75~3.337	1.8/3.3	55

4.5 Serial Port

The SLM756P provides two serial ports for communication. UART1 with hardware flow control, UART2 default for debugging.

Table 4.3: UART Pin Description

Name	Pin	Direction	Function
UART_TX	80	0	UART1 Data Transmission
UART_RX	79	I	UART1 Data Reception
UART_CTS	78	I	UART1Clear To Send
UART_RTS	77	0	UART1Request To Send
UART_MSM_TX	82	0	UART2 Data Transmission
UART_MSM_RX	81	I	UART2 DataReception

Please refer to the following connection method:



Figure 4.13: Serial Port Connection Diagram

When the serial level used by the user does not match the module, in addition to adding the level shifting IC, the following figure can also be used to achieve level matching. Only the matching circuits on TX and RX are listed here. Other low speed signals can refer to this two circuits.



MFI(



Figure 4.14: TX Connection Diagram



Figure 4.15: RX Connection Diagram

Note: When using Levels 14 and 15 for level isolation, you need to pay attention to the output timing of VREG_L6_1P8. Only after VREG_L6_1P8 is output normally, the serial port can communicate normally. VREG_L6_1P8 will enter low power mode when sleeping. If the serial port needs to be in sleep mode. When communicating, please use the commonly used 1.8V as the pull-up power supply.

Table 4.4: Serial Port Hardware Parameters

Description	Minimum	Maximum	Unit
Input low level	-	0.63	V
Input high level	1.17	-	V
Input low level	-	0.45	V
Input high level	1.35	-	V

Note: 1. The serial port of the module is a CMOS interface, and the RS232 signal cannot be directly connected. If necessary, please use the RS232 conversion chip.

2. If the 1.8V output of the module cannot meet the high level range of the user terminal, please add a level shifting circuit.

4.6 MIPI Interface

The SLM756P supports the Moble Industry Processor Interface (MIPI) interface for Camera and LCM. The module supports up to HD (720P) display, of which MIPI interface Main Camera supports up to 8MP and Front Camera supports 5MP.

MIPI is a high-speed signal line. In the Layout stage, please strictly follow the impedance and length requirements to control the length of the differential pair within the group and the group length. The total length should be as short as possible.

Metrics			Information/design guidance	Comments
General	General CLK frequency		750 MHz	
information	Data rate		1.5 Gbit/s per lane	
		Main route	100 Ω ± 3%	
	Differential	Break-out	$100 \Omega \pm 10\%$	
Impodonoo		Connector	$100 \Omega \pm 20\%$	Inspected by TDR simulation @ 150 ps (20-80%).
Tilipedance		Main route	50 Ω \pm 20%	No manufacturing variation considered.
	Single-ended	Break-out	50 Ω \pm 30%	
		Connector	50 Ω \pm 30%	
	Intra-lane length match		0.7 mm (5 ps)	It is important to maintain differential lines; single line meandering should not be used other than at Tx breakout.
Length match	Data to clock slew		1.4 mm (10 ps)	This target is for compliance mode. For mission mode while data rate is 1 Gbps or less, inter-pair skew may be relaxed to 100 ps; consider 100 ps for extra-cable inter-pair time skew. At 1.0-1.5 Gbps, this value is 50 ps. (Refer to the MIPI Alliance Specfication for D-PHY 9.2.1 for mission-mode target).
	Max trace length		30 cm	This max length guidance is practical level of definition. (Refer to the MIPI Alliance Specfication for D-PHY 7.6.1).
Spacing	Spacing to all other signal Spacing data lane to lane		4x line width	If not practical, may be relaxed to x3 line width by accepting potential risk. (Refer to the MIPI Alliance Specfication for D-PHY 7.6.5).
			3x line width	If not practical, may be relaxed to x2 line width by accepting potential risk. (Refer to the MIPI Alliance Specfication for D-PHY 7.6.5).

4.6.1 LCD Interface

The SLM756P module supports the LCD display of the MIPI interface with an identification signal for the compatible screen. The resolution of the screen can be up to 1280*720. The signal interface is shown in the following table. In the Layout, the MIPI signal line should strictly control the differential 100 ohm impedance and the equal length between the signal line group and the group.

The module's MIPI interface is a 1.2V power domain. When the user needs a compatible screen design, the module's GPIO or ADC pin can be used. At the same time, the module can provide 2.8V power to the LCD. The LCD interface is as follows:

Name	Pin	Input/Output	Description
LCD_RST	117	0	LCM Reset Pin
MIPI_DSI0_CLK_N	119	0	MIDI Clock Lino
MIPI_DSI0_CLK_P	120	0	
MIPI_DSI0_LANE0_N	121	I/O	
MIPI_DSI0_LANE0_P	122	I/O	
MIPI_DSI0_LANE1_N	123	I/O	MIPI Data Line
MIPI_DSI0_LANE1_P	124	I/O	
MIPI_DSI0_LANE2_N	125	I/O	

Table 4.5: Interface Definitions

MIPI_DSI0_LANE2_P	126	I/O	
MIPI_DSI0_LANE3_N	1	I/O	
MIPI_DSI0_LANE3_P	2	I/O	
PM8909_MPP2	4	0	Backlight PWM ontrol signal
LCD_TE	5	I/O	Frame synchronization signal
LDO6_1P8	7	0	1.8V power supply
LDO17_2P85	8	0	2.85V power supply

The LCD_ID of the module can use GPIO (only recognize high and low level) or ADC (PM8909_MPP4). Please confirm the internal circuit of LCM. If the internal divider of LCM uses resistor divider, please note that the voltage domain is 1.8V.

MIPI is a high-speed signal line. To avoid EMI interference, it is recommended to place a commonmode inductor on the side close to the LCM.



Figure 4.16: Main LCD Interface Circuit

LCD needs a backlight circuit. The backlight driver circuit can refer to Figure 4.17. Adjusting the backlight brightness can be realized by the module's PM8909_MPP2 (112PIN). The modulation mode is PWM mode.





Figure 4.17: Backlight Drive Circuit

Note: 1. The backlight circuit should select the chip according to the backlight circuit of LCD. Users should carefully read the LCD document and select the correct driver chip. The reference circuit provided in this document is a series-type PWM dimming backlight driver circuit; if a series-type one-line dimming backlight driver circuit (such as KTD2801) is used due to design requirements, GPIO is required for control.

4.6.2 MIFI camera Interface

The SLM756P module supports the MIPI interface Camera and provides a dedicated camera power supply. The main camera is a CSI0 interface that supports two sets of data lines and can support 8M pixels. The front camera is a CSI1 interface that supports a set of data lines and can support 5M pixels. The module provides the power required by the Camera, including AVDD-2.85V, IOVDD-1.8V, DVDD-1.2V and AFVDD-2.8V (powering the focus motor).

Table 4.6: MIPI Camera Interface Definition

Main camera interface			
Name	Pin	Input/Output	Description
MIPI_CSI0_LANE0_N	16	I/O	
MIPI_CSI0_LANE0_P	17	I/O	Deer Comere MIDI dete eignel
MIPI_CSI0_LANE1_N	18	I/O	Real Camera MIPI data Signal
MIPI_CSI0_LANE1_P	19	I/O	
MIPI_CSI0_CLK_N	20	I/O	Rear Camera MIPIclock signal
MIPI_CSI0_CLK_P	21	I/O	Rear Camera MIPIclock signal
CAM0_MCLK	14	I/O	Rear Camera main clock
CAM0_RST_N	12	I/O	Rear Camera reset signal
CAM0_PWDN	13	I/O	Rear Camera sleep signal
CAM_I2C_SDA	23	I/O	I2Csignal,CAMdedicated
CAM_I2C_SCL	24	I/O	I2Csignal,CAMdedicated
VREG_L6_1P8	7	0	1.8V IOVDD
VREG_L17_2P85	8	0	2.8V AVDD
VREG_L8_2P9	9	0	2.9V AFVDD (powering the focus motor)
VREG_L2_1P2	6	0	1.2V DVDD

Front camera interface				
Name	Pin	Input/Output	Description	
MIPI_CSI1_LANE0_N	26	I/O	Front Comoro MIDIdata signal	
MIPI_CSI1_LANE0_P	27	I/O	FION Camera MIFICALA SIGNAL	
MIPI_CSI1_CLK_N	29	I/O	Front Camera MIPIclock signal	
MIPI_CSI1_CLK_P	30	I/O	Front Camera MIPIclock signal	
CAM1_MCLK	31	I/O	Front Camera main clock	
CAM1_RST_N	32	I/O	Front Camera reset signal	
CAM1_PWDN	33	I/O	Front Camera sleep signal	

MEI(

CAM_I2C_SDA	23	I/O	I2Csignal,CAMdedicated
CAM_I2C_SCL	24	I/O	I2Csignal,CAMdedicated
VREG_L6_1P8	7	0	1.8V IOVDD
VREG_L17_2P85	8	0	2.8V AVDD
VREG_L8_2P9	9	0	2.9V AFVDD (powering the focus motor)
VREG_L2_1P2	6	0	1.2V DVDD

If the user designs to use the CAMERA module with autofocus function, please note that the I2C of the module cannot be directly connected to the AF device. The I2C of the AF device should be connected to the driver chip of CAMERA, and the correct connection is as follows:



Figure 4.18: Correct CAMERA connection diagram

The MIPI interface has a high rate. The user should control the impedance by 100 ohms during the routing. Please pay attention to the length of the trace. It is not recommended to add a small capacitor on the MIPI signal line. This may affect the rising edge of the MIPI data. This in turn causes the MIPI data to be invalid.



Figure 4.19: MIPI Camera Reference Circuit

When designing the camera function, you need to pay attention to the position of the connector. There will be a small person in the specification of the camera to indicate the imaging direction. You need to ensure that the villain stands on the long side of the LCD. As shown in the two figures below.





Figure 4.20: Camera imaging diagram

4.7 Resistive Touch Interface

The module does not provide a resistive touch screen interface. If the user needs to use a resistive touch, an external dedicated chip is required. The module can provide an I2C interface. The reference circuit is as follows:



Figure 4.21: RTP Reference Circuit

4.8 CapacitiveTouch Interface

The module provides a set of I2C interfaces that can be used to connect capacitive touches while providing the required power and interrupt pins. The default interface pins for capacitive touch software are defined as follows:

Table 4.7: Capacitive Touch	Interface Definitions
-----------------------------	------------------------------

Name Pin Input/Output Description



GPIO10_TP_I2C3_SDA	82	I/O	The capacitive touch I2C interface
GPIO11_TP_I2C3_SCL	81	I/O	toVREG_L5_1P8
GPIO65_TP_INT_N	79	I	Interrupt
GPIO64_TP_RST_N	80	0	Reset
VREG_L17_2P85	112	0	2.8V Power

Note: The interface definition of the capacitive touch can be adjusted by software, and the user can change the GPIO and I2C according to the design needs.

4.9 Audio Interface

The module provides three analog audio inputs, MIC_IN1_P/M for the main microphone, MIC_IN2_P for the microphone, and MIC_IN3_P for the noise reduction microphone. The module also provides three analog audio outputs (HPH_L/R, REC_P/N, SPK_P/N). The audio pin is defined as follows:

Table 4.8: Audio Pin Foot Definitions

Name	Pin	Input/Output	Description
MIC_IN1_P	35	I	Main MIC positive
MIC_IN2_P	36	I	Headphone MIC positive
GND_MIC	34	I	Headphone MIC, noise reduction MIC negative
MIC_IN3_P	37	I	Noise reduction MIC positive
CDC_HPH_R	38	0	Headphone right channel
CDC_HPH_L	40	0	Headphone left channel
CDC_HS_DET	45	I	Headphone plug detection
CDC_HPH_REF	39	I	Headphone reference ground
CDC_EAR_M	42	0	Earpiece output negative
CDC_EAR_P	41	0	Earpiece output positive
SPKR_DRV_M	44	0	Amplifier (0.85W) output negative
SPKR_DRV_P	43	0	Amplifier (0.85W) output positive

Users are advised to use the following circuit according to the actual application to get better sound effects.

4.9.1 Receiver Interface Circuit

MEI



Figure 4.21: Receiver Interface Circuit

4.9.1 Microphone receiving Circuit

Below is the MEMS microphone interface circuit, which has more BIAS power supply than the electret MIC.



Figure 4.22: Microphone Differential Interface Circuit

4.9.2 Headphone Interface Circuit

The module integrates a stereo headphone jack. Users are advised to reserve ESD devices during the design phase to prevent ESD damage. The HS_DET pin of the module can be set as an interrupt. In software, this pin is the earphone interrupt by default. The user can use this pin to detect the plugging and unplugging of the earphone.





Figure 4.23: Headphone Interface Circuit

note:

MF

1. The earphone holder in Figure 4.23 is normally closed. If the user is using the normally open mode earphone holder, please modify the detection circuit according to the actual pin and modify the software accordingly.

2. We recommend that the headphone detection pin HS_DET and HPH_L form a detection circuit (the connection method in the above figure), because the HPH_L has a pull-down resistor inside the chip, which can ensure that HS_DET is low when connected with HPH_L, if the user will HS_DET and HPH_R Connect, please reserve the position of 1K pull-down resistor on HPH_R.

3 The standard of the headphone interface is the European standard OMPT. If you need to design the American standard CTIA interface, you need to swap the GND and MIC signals for the network. If you want to be compatible with both headset standards, you need an external dedicated chip, such as the TI-TS3A226AE.

4.9.4 Speaker Interface Circuit

The module integrates a Class-D audio amplifier with an output power of 0.85W and an output signal of SPKR_OUT_P / SPKR_OUT_M



Figure 4.24: Recommended Circuit with Internal Audio Power Amplifier

It is also possible to add an audio amplifier externally, using CDC_HPH_R as a single-ended input signal, and the reference circuit is shown below.





Figure 4.25: Recommended Circuit with External Audio Power Amplifier

4.9.5 I2S Interface

MI-I

There is a set of GPIO-compatible I2S interfaces inside the module. The pins used by this function are as follows:

Name	Pin	Input/Output	Description
GPIO3	89	I	I2S1 input DATA
GPIO2	90	0	I2S1 output DATA
GPIO1	91	0	12S1_SCK
GPIO0	92	0	12S1_WS

4.10 USB Interface

The SLM756P supports a USB 2.0 High speed interface. It must control the 90 ohm differential impedance during Layout and control the external trace length according to the internal trace length of the module. The module supports OTG function at the same time (requires external circuit to provide external 5V power supply). The voltage input range during charging is as follows:

Table 4.9: Voltage input range during charging

Name	Description	Minimum	Typical	Maximum	Unit
VBUS	Input range	4	-	6.3	V

The USB plug-in detection of the module is realized by the VBUS and DP/DM data lines. When the USB cable is inserted, the VBUS voltage is detected first, and then the DM/DP pull-up state is detected to determine whether the USB data line or the charger is inserted. Therefore, if you need to use the USB function, please be sure to connect VBUS to the 5V power supply on the data line.

USB is a high-speed mode. It is recommended to connect a common-mode inductor to the side of the USB connector to effectively suppress EMI interference. At the same time, the USB interface is an external interface. It is recommended to add a TVS tube to prevent static damage caused by plugging and unplugging the data cable. When selecting TVS, please pay attention to the load capacitance should be less than 1pf. VBUS also needs to increase the TVS tube. If there is anti-surge demand, it is also necessary to increase the anti-surge tube. The connection diagram is as follows:





Figure 4.26: USB Connection Diagram

4.10.1 USB OTG

MEIG

The SLM756P module provides USB OTG functionality and requires an external charging chip or power chip to output 5V power to external devices. The work The pins that can be used are as follows:

Table 4.10: USB OTG Pin Description

Name	Pin	Decription
USB_DM	112	USB data-
USB_DP	113	USB data+
USB_ID	114	USB ID

The recommended circuit diagram of USBOTG is as follows:



Figure 4.27: USB-OTG Connection Diagram

4.11 Charging Interface

4.11.1 Charging Detection

The USB_VBUS power supply is a USB power supply or an adapter power supply. It can be used as a USB plug-in detection and charge the battery through the internal PMU of the module. The power input voltage range is 4.35~6.3V, and the recommended value is 5V. The module supports single-cell lithium battery charge management, and different capacity models need to set different charging parameters. The module's built-in linear charging circuit supports up to 1.44A of charging current.



Figure 4.28: Battery connection diagram

4.11.2 Charge Control

The SLM756P module can charge the over-discharged battery. The charging process includes trickle charge, constant current, and constant voltage charging.

 \Box Trickle charge: it is divided into 2 parts, trickle charge-A: charge current 90mA when the battery voltage is lower than 2.8V; trickle charge-B: charge current 450mA when the battery voltage is between 2.8V~3.2V;

 \Box Constant current charging: When the battery voltage is between 3.2V and 4.2V, the constant current is charged, the charging current is 1.44A when the adapter is charging, and the charging current is 450mA when charging the USB;

 \Box Constant voltage charging: When the battery voltage reaches 4.2V, the constant voltage is charged, the charging current is gradually decreased, the charging current is reduced to about 100mA, and the charging is cut off.

4.11.3 BAT_THERM

The SLM756P module has battery temperature detection and can be implemented by BAT_THERM (46PIN). This requires the internal integration of a 10K Ω thermistor (negative temperature coefficient) inside the battery to connect the thermistor to the BAT_THERM pin. During the charging process, the software reads the voltage of the BAT_THERM pin to determine if the battery temperature is too high. If the temperature is too high or too low, the battery will stop charging immediately to prevent battery damage.

4.12 UIM Card Interface

The SLM756P can support two SIM cards at the same time to achieve dual card dual standby. Support SIM card hot swap, can automatically recognize 1.8V and 3.0V cards. The figure below shows the recommended interface circuit for the SIM card. In order to protect the SIM card, it is recommended to use TVS devices for electrostatic protection. The DATA signal requires a 15K resistor to pull up to the SIM power supply. The device of the peripheral circuit of the SIM card should be close to the SIM card holder.

The reference circuit is as follows:



Figure 4.29: UIM card interface circuit

4.13 SD Card Interface

SLM756P supports SD card interface and supports up to 64GB The reference circuit is as follows:



Figure 4.30: SD card interface circuit

4.14 I2C Bus Interface

The SLM756P module supports multiple hardware I2C bus interfaces. The default I2C pin definition functions are as follows:

Name	Pin	Default function		
CAM_I2C_SDA	23	Comora dadicated 12C		
CAM_I2C_SCL	24			
SENSOR_I2C_SDA	59	General nurnose 12C default for sensor		
SENSOR_I2C_SCL	58	General purpose 12C, default for sensor		
TP_I2C_SDA	72	Conoral purpose I2C default for TP		
TP_I2C_SCL	71	General purpose 12C, default for TP		

Table 4.11: Default I2C Interface Pin Description

Note: 1 These 3 groups of I2C have been internally pulled up to VERG_L6_1P8 by default 2.2K, so they cannot be used as normal GPIOs.

2 For other I2C signals, please refer to the table (3.3 Multiplexing Function). If necessary, add an external pull-up resistor.

4.15 Analog to Digital Converter (ADC)

The SLM756P module provides two MPP function signals from the power management chip. MPP4 is the ADC input signal and MPP2 is the PWM signal. The ADC signal is 16-bit resolution, and its performance parameters are as follows:

Table 4.12: ADC Performance Param	neters
-----------------------------------	--------

	Description	Minimum	Typical	Maximum	Unit
	Measurement range can	0.1	-	1.7	
Input Voltage Range	be selected by software programming	0.3	-	4.5	V
ADC Resolution		-	16	-	Bits
Analog Input Bandwidth		-	100	-	kHz
Sampling Frequency		-	2.4M	-	MHz
INL		-	-	±8	LSB
DNL		-	-	±4	LSB
Error	Offset error	-	-	±1	%
	Gain error	-	-	±1	%

4.16 PWM

The PWM pin can be used as a backlight adjustment for the LCD to adjust the backlight brightness by adjusting the duty cycle.



4.17 Motor

The SLM756P supports motor functions that can be implemented by the user with GPIO control power. The reference schematic is as follows:



Figure 4.32: Motor interface circuit

4.18 Antenna Interface

The module provides four antenna interfaces: MAIN antenna, DRX antenna, GPS antenna and WiFi/BT antenna. In order to ensure that the user's products have good wireless performance, the antenna selected by the user should meet the requirement that the input impedance is 50 ohms in the working frequency band and the VSWR is less than 2.

4.18.1 Main Antenna

The module provides the MAIN antenna interface pin Pin1 RF_MAIN. The antenna on the user's main board should be connected to the antenna pin of the module using a 50-ohm characteristic microstrip line or strip line.

In order to facilitate antenna debugging and certification testing, an RF connector and antenna matching network should be added. The recommended circuit diagram is as follows:



Figure 4.33: MAIN Antenna Interface Connection Circuit

In the figure, R101, C101, and C102 are antenna matching devices, and the specific component values can be determined after the antenna factory debugs the antenna. Among them, R101 defaults to 0R, C101 and C102 do not paste by default.

If there are fewer components between the antenna and the module output, or if the RF test head is not needed in the design, the antenna matching circuit can be simplified as shown below:



Figure 4.34: MAIN Antenna Interface Simplified Connection Circuit

In the above figure, R101 defaults to 0R, and C101 and C102 do not paste by default.

4.18.2 DRX Antenna

The module provides the DRX antenna interface pin RF_DIV, and the antenna on the user's motherboard should be connected to the module's antenna pins using a 50-ohm characteristic microstrip or stripline.

In order to facilitate antenna debugging and certification testing, an RF connector and antenna matching network should be added. The recommended circuit diagram is as follows:



Figure 4.35: DRX Antenna Interface Connection Circuit

In the figure, R102, C103, and C104 are antenna matching devices, and the specific component values can be determined after the antenna factory debugs the antenna. Among them, R102 defaults to 0R, C103 and C104 are not posted by default.



If there are fewer components between the antenna and the module output, or if the RF test head is not needed in the design, the antenna matching circuit can be simplified as shown below:



Figure 4.36: DRX Antenna Interface Simplified Connection Circuit

In the above figure, R102 defaults to 0R, C103 and C104 are not attached by default.

4.18.3 GPS Antenna

The module provides the GNSS antenna pin RF_GPS. The antenna on the user's main board should be connected to the antenna pin of the module using a 50-ohm characteristic microstrip line or strip line. The LNA is integrated inside the module.

To improve GNSS reception performance, customers can use external active antennas. The recommended circuit connections are as follows:



Figure 4.37: Connecting Active Antennas

To improve GNSS reception performance, customers can use external active antennas. The recommended circuit connections are as follows:





Figure 4.38: Connecting Active Antennas

4.18.4 WiFi/BT antenna

The module provides the WiFi/BT antenna pin RF_WIFI/BT. The antenna on the user's motherboard should be connected to the antenna pin of the module using a 50 ohm microstrip line or strip line. In order to facilitate antenna debugging and certification testing, an RF connector and antenna matching network should be added. The recommended circuit diagram is as follows:



Figure 4.39: WiFI_BT antenna interface connection circuit

In the figure, R301, C301, and C302 are antenna matching devices, and the specific component values can be determined after the antenna factory debugs the antenna. Among them, R301 defaults to 0R, C301 and C302 do not paste by default.

If there are fewer components between the antenna and the module output, or if the RF test head is not needed in the design, the antenna matching circuit can be simplified as shown below:





Figure 4.40: WIFI_BT antenna interface simplified connection circuit

In the above figure, R301 defaults to 0R, and C301 and C302 do not paste by default.

5. PCB Layout

The performance of a product depends largely on the PCB trace. As mentioned above, if the PCB layout is unreasonable, it may cause interference problems such as card loss. The way to solve these interferences is often to redesign the PCB. If you can plan a good PCB layout in the early stage, the PCB traces smoothly, saving a lot of time. Of course, it can also save a lot of costs. This chapter mainly introduces some things that users should pay attention to during the PCB layout stage, minimizing interference problems and shortening the user's development cycle.

The SLM756P module is an intelligent module with its own Android operating system. It includes sensitive data lines such as high-speed USB and MIPI. It also has strict requirements on the length and impedance of the signal line. If the high-speed signal processing is not good, it will cause serious EMI. The problem, more serious will also affect the USB identification, LCM display, so the PCB design requirements when using the SLM756P module is much higher than the previous 2G module, please read this chapter carefully, reduce the subsequent hardware debugging cycle.

When using the SLM756P module, the user is required to use at least 4 layers of via design for the impedance control and signal line shielding.

5.1. Module PIN distribution

Before the PCB layout, first understand the pin distribution of the module, and rationally layout the relevant devices and interfaces according to the distribution defined by the pin. Please refer to Figure 2 to determine the distribution of the function feet of the module.

5.2. PCB layout principles

Several aspects of the main attention during the PCB layout phase:

5.2.1. Antenna

Antenna part design, SLM756P module has a total of 5 antenna interfaces, they are: RF_MAIN, RF_DRX, RF_GPS, RF_WIFI, RF_FM. Pay attention to component placement and RF routing:

The RF test head is used to test the conducted RF performance and should be placed as close as possible to the antenna pins of the module;

□ The antenna matching circuit needs to be placed close to the antenna end;

 \Box The connection between the antenna pin of the module and the antenna matching circuit must be controlled by 50 ohm impedance;

 \Box The devices and connections between the antenna pins of the module and the antenna connector must be away from high-speed signal lines and strong interference sources to avoid crossing or parallel with any signal lines in adjacent layers.

□ The length of the RF cable between the antenna pin of the module and the antenna connector should be as short as possible. The situation across the entire PCB should be absolutely avoided.

□ If the antenna is connected by a coaxial RF line, care should be taken to avoid coaxial RF lines across the SIM card, power circuit, and high-speed digital circuits to minimize the effects of each other.

5.2.2 Power supply

Power traces must consider not only VBAT, but also the return GND of the power supply. The trace of the positive electrode of VBAT must be short. To be thick, the trace must first pass through the large capacitor, Zener diode and then the power PIN of the module. There are multiple PAD exposed copper at the bottom of the module. It is necessary to ensure that the GND path of these exposed copper areas to the power supply is the shortest and most smooth. This ensures that the current path of the entire power supply is the shortest and the interference is minimal.

5.2.3. SIM card

The size of the SIM card is large, and there is no anti-EMI interference device itself, which is relatively susceptible to interference. Therefore, in the layout, first ensure that the SIM card is away from the antenna and the antenna extension cable inside the product, as close as possible to the module. When the PCB is routed, pay attention to The SIM_CLK signal is protected, and the SIM_DATA, SIM_RST, and SIM_VDD signals of the SIM card are away from the power source and away from the high-speed signal line. If the processing is not easy, it may cause problems such as not knowing the card or dropping the card. Therefore, please follow the following principles when designing:

- Keep the SIM card holder away from the LTE antenna during the PCB layout phase;
- Keep the SIM card away from the RF line, VBAT, and high-speed signal lines, and do not leave the SIM card too long.
- The GND of the SIM card holder should be in good communication with the GND of the module to make the GND equipotential between the two.
- To prevent SIM_CLK from interfering with other signals, it is recommended to protect SIM_CLK.
- It is recommended to place a 100nF capacitor on the SIM_VDD signal line near the SIM card holder.
- Place TVS near the SIM card holder. The parasitic capacitance of the TVS should not exceed 50pF. The 51Ω resistor in series with the module can enhance ESD protection.
- The SIM card signal line increases the capacitance of 22pf to ground to prevent radio frequency interference.
- The VBAT's return path has a large current, so the SIM card trace should avoid the VBAT return path.



5.2.4. MIPI

MIPI is a high-speed signal line. Users must pay attention to protection during the layout phase, so that they are away from the signal lines that are easily interfered. The GND processing must be performed on the upper and lower sides, and the traces are differential pairs. 100 ohm differential impedance matching is performed. Ensure impedance consistency and do not bridge different GND planes as much as possible.

The MIPI interface selects a small-capacity TVS when selecting an ESD device. It is recommended that the parasitic capacitance be less than 1pF.

The MIPI routing requirements are as follows:

- The total length of the cable does not exceed 305mm
- It is required to control 100 ohm differential impedance with an error of $\pm 10\%$.
- The error of the differential line length within the group is controlled within 0.7mm.
- The length error between groups is controlled within 1.4mm.

5.2.5. USB

The module supports high-speed USB interface at a rate of 480Mbps. The user recommends adding a common-mode inductor during the schematic design phase to effectively suppress EMI interference. If you need to increase the static protection, please select a TVS tube with a parasitic capacitance of less than 1pF. Please refer to the following notes when planning:

- The common mode inductor should be close to the USB connector side.
- It is required to control the 90 ohm differential impedance with an error of $\pm 10\%$.
- The differential line length error is controlled within 6mm.
- If the USB has a charging function, please note that the VBUS cable is as wide as possible.
- If there is a test point, try to avoid the split line and put the test point on the path of the trace.

Table 5.1:

Pin	Signal	Length(mm)	Length Error (P-N)
14	USB_DP	26.2	0.3mm
13	USB_DM	26.5	0.2mm

5.2.6.Audio

The module supports 3 analog audio signals. Analog signals are susceptible to interference from high speed digital signals. So stay away from high-speed digital signal lines. The module supports the LTE system, and the LTE signal can interfere with the audio by coupling and conduction. Users can add 33pF and 10pF capacitors to the audio path to filter out coupling interference. The 33pF capacitor mainly filters out the interference of the LTE band, and the 10pF capacitor mainly filters out the interference of the LTE band, and the 10pF capacitor mainly filters out the PCB design of the user. In some cases, the LTE frequency band is more serious, and in some cases, the interference of the WCDMA frequency band is more serious. Therefore, the user can select the required filter capacitor according to the actual test result, and sometimes even do not need to paste the filter capacitor.



The LTE antenna is the main source of coupling interference for FDD, so users should pay attention to keeping the audio trace away from the LTE antenna and VBAT during PCB layout and routing. The filter capacitor of the audio is preferably placed close to the module end and placed next to the interface end. The audio output should be routed according to the differential signal rules.

The conducted interference is mainly caused by the voltage drop of VBAT. If the Audio PA is directly powered by VBAT, it is easier to hear the "zizi" sound at the SPK output. Therefore, it is better to connect in parallel with the input of the Audio PA in the schematic design. Some large capacitance capacitors and series magnetic beads.

TDD and GND also have a great relationship. If GND is not handled well, many high-frequency interference signals will interfere with MIC and Speaker through devices such as bypass capacitors, so users should ensure good performance of GND during PCB design.

5.2.7. Other

The serial port interface of the module should also be kept as short as possible. It is best to walk in a group when routing, and do not distract the wires.

6. Electrical & Reliability

6.1 Absolute Maximum

The table below shows the absolute maximum values that the module can withstand. Exceeding these limits can cause permanent damage to the module.

Paramete r	Minimum	Typical	Maximum	Unit
VBAT	-	-	6	V
VBUS	-	-	10.5	V
Peak current	-	-	3	А

Table 6.1: Absolute Maximum

6.2 Working Temperature

The table below shows the operating temperature range of the module:

Table 6.2: Module Operating Temperature

Parame ter	Minimum	Typical	Maximum	Unit
Workin g temper ature	-25	-	75	°C



Storage				
temper	-40	-	90	°C
ature				

6.3 Working Voltage

Table 6.3: Module Operating Voltage

Parameter	Minimum	Typical	Maximum	Unit
VBAT	3.4	-	4.2	V
VBUS	4	5	6	V
Hardware shutdown voltage	2.5	2.8	-	V

6.4 Digital Interface Features

Table 6.4: Digital Interface Features (1.8V)

Parameter	Description	Minimum	Typical	Maximum	Unit
Vін	Input high level voltage	1.17	-	-	V
VIL	Input low level voltage	-	-	0.63	v
Vон	Output high level voltage	1.35	-	-	V
Vol	Output low level voltage	-	-	0.45	V

6.5 SIM_VDD Characteristics

Table 6.5: SIM_VDD Characteristics

Parameter	Description	Minimum	Typical	Maximum	Unit
N-	Output voltage	-	3	-	M
vo	o Output voltage	-	1.8	-	v
lo	Output current	-	-	55	mA

6.6 PWRKEY Feature

Table 6.6: PWRKEY Characteristics

Parameter	Description	Minimum	Typical	Maximum	Unit
PWRKEY	High level	1.4	-	-	V



low level	-	-	0.6	V
Effective time	2000			ms

6.7 VCOIN Feature

Table 6.6: VCOIN Characteristics

Paramet er	Description	Minimum	Typical	Maximum	Unit
VCOIN-IN	VCOIN input voltage	2	3	3.25	V
Irtc-in	VCOINCurrent consumption	-	-	8	uA
VCOIN- OUT	VCOIN Output voltage	-	3	-	V
Irtc-out	VCOIN Output current	-	-	2	mA

6.8 Current Consumption (VBAT = 3.8V)

Table 6.8: Current consumption

Param eter	Descrip tion	Condition	Minimum	Typical	Maximu m	Uni t
VBAT	voltage	Voltage must be between the maximum and minimum values	3.4	3.8	4.2	V
		Shutdown mode	-	-	TBD	uA
		Standby power consumption	-	-	TBD	mA
		WCDMAStandby power consumption	-	-	TBD	mA
	Average current	TD-SStandby power consumption	-	-	TBD	mA
		Standby power consumption	-	-	TBD	mA
lvbat		FDDStandby power consumption			TBD	mA
		TDDStandby power consumption			TBD	mA
	Call Current	32dBm	-	-	TBD	mA
	consum ption Digital	-	-	-	TBD	mA
		-	-	-	TBD	mA
	ssion	-	-	-	TBD	mA
Imax	Peak current	Power control at maximum output power	_	-	3	А

6.9 Electrostatic Protection

The module is not specifically protected against electrostatic discharge. Therefore, users must pay attention to electrostatic protection when producing, assembling, and operating modules.

6.10 Module Operating Frequency Band

The table below lists the operating frequency bands of the module and complies with the 3GPP TS 05.05 technical specification.

Receive	Transmission	Physical channel
1032~1088MH7	1852~1908MH7	TX:9262~9538
1932 198810112	1852 19080012	RX:9662~9938
2112~21521447	1712~1752MHz	TX: 8562~8763
	1/12 1/33101112	RX: 10562~10763
	924 940MUIT	TX: 4132~4233
809 ~ 894IVIHZ	824~84910102	RX: 4357~4458
1930 ~ 1990 MHz	1850 ~ 1910 MHz	TX: 18600 ~ 19150
1550 1550 1012	1050 * 1510 10112	RX:600~1199
2110 ~ 2155 MHz	1710 ~ 1755 MHz	TX: 19950~20399
		RX: 1950~2399
869~894MHz	024~0401415	TX:20400~20649
	824 84910182	RX:2400~2649
2620~2690MHz	2500 ~ 2570MHz	TX:20750~21449
720~746141-	600 7 46N4U-	TX:23010~23179
729 [~] 746MHz	699 ~ 716IVIHZ	RX:5010~5179
746~7560141-		TX:23180~23279
740 750PIVIEZ	///~/8/IVIHZ	RX:5180~5279
	704~746141-	TX:23730~23849
/ 734~746MHz	704 ^{~~} 716WHZ	RX:5730~5849
	Receive 1932~1988MHZ 2112~2153MHz 869~894MHz 1930~1990 MHz 2110~2155 MHz 869~894MHz 2620~2690MHz 729~746MHz 746~756PMHz 734~746MHz	Receive Transmission 1932~1988MHZ 1852~1908MHZ 2112~2153MHz 1712~1753MHz 869~894MHz 824~849MHz 1930~1990 MHz 1850~1910 MHz 2110~2155 MHz 1710~1755 MHz 869~894MHz 824~849MHz 2620~2690MHz 2500~2570MHz 729~746MHz 699~716MHz 746~756PMHz 777~787MHz 734~746MHz 704~716MHz

Table 6.9: Module Operating Band

6.11 RF Characteristics

The following table lists the conducted RF output power of the module, in accordance with 3GPP TS 05.05 technical specification, 3GPP TS 134121-1 standard. Table 6.10: Conducted Output Power

Mode	Frequency Range(MHz)	Output Power(dBm)
802.11b		19
802.11g	2412-2462	20
802.11n-HT20		18.5
802.11n-HT40	2422-2452	17.5
	5150-5250	12
902 114	5250-5350	12
002.114	5470-5725	12.5
	5725-5850	12.5
	5150-5250	12.5
902 11p-WT20	5250-5350	11.5
802.1111-1120	5725-5850	12.5
	5725-5850	12.5
	5150-5250	9.5
902 11x-WT40	5250-5350	9
802.IIII-1140	5470-5725	11.5
	5725-5850	11.5
BLE	2402-2480	1.5
BT 3.0	2402-2480	11.5
WCDMA Band II	1850.0-1910.0	23
WCDMA Band IV	1710.0-1755.0	23
WCDMA Band V	824.0-849.0	24
LTE Band 2	1850.0-1910.0	22
LTE Band 4	1710.0-1755.0	22.5
LTE Band 5	824.0-849.0	22.5
LTE Band 7	2500.0-2570.0	22.5
LTE Band 12	699.0-716.0	23
LTE Band 13	777.0-787.0	23
LTE Band 17	704.0-716.0	23

6.12 Module Conduction Receiving Sensitivity

The table below lists the conducted receive sensitivity of the module and is tested under static conditions.

Table 6.11: Conducted Receive Sensitivity

Frequency band	Receive sensitivity (typical)	Receive sensitivity (maximum)	
WCDMAB5	<-109 dBm	3GPP Claim	
TDSCDMA1.9G	<-110 dBm	3GPP Claim	
TDSCDMA2G	<-110 dBm	3GPP Claim	
LTEFDD/TDD	See table 6.12	3GPP Claim	

Table 6.12: LTE Reference Sensitivity 3GPP Dual Antenna Requirements (QPSK)

E-UTRA Frequency band	1.4 MHz	3 MHz	5 MHz	10 MHz	15 MHz	20 MHz	Duplex mode
number							
1	-	-	-100	-97	-95.2	-94	FDD
2	-102.7	-99.7	-98	-95	-93.2	-92	FDD
3	-101.7	-98.7	-97	-94	-92.2	-91	FDD
4	-104.7	-101.7	-100	-97	-95.2	-94	FDD
5	-103.2	-100.2	-98	-95			FDD
6	-	-	-100	-97			FDD
7	-	-	-98	-95	-93.2	-92	FDD
8	-102.2	-99.2	-97	-94			FDD
9	-	-	-99	-96	-94.2	-93	FDD
10	-	-	-100	-97	-95.2	-94	FDD
11	-	_	-100	-97			FDD
12	-101.7	-98.7	-97	-94			FDD
13			-97	-94			FDD
14		_	-97	-94			FDD
17	-	_	-97	-94			FDD
18	-	_	-100^{7}	-97^{7}	-95.2^{7}	_	FDD
19	_	_	-100	-97	-95.2	_	FDD
20			-97	-94	-91.2	-90	FDD
21			-100	-97	-95.2		FDD
22			-97	-94	-92.2	-91	FDD
23	-104.7	-101.7	-100	-97	-95.2	-94	FDD
24			-100	-97			FDD
25	-101.2	-98.2	-96.5	-93.5	-91.7	-90.5	FDD
26	-102.7	-99.7	-97.5^{6}	-94.5^{6}	-92.7^{6}		FDD



27	-103.2	-100.2	-98	-95			FDD
28		-100.2	-98.5	-95.5	-93.7	-91	FDD
31	-99.0	-95.7	-93.5				FDD
33	_	_	-100	-97	-95.2	-94	TDD
34	_	_	-100	-97	-95.2	_	TDD
35	-106.2	-102.2	-100	-97	-95.2	-94	TDD
36	-106.2	-102.2	-100	-97	-95.2	-94	TDD
37	_	_	-100	-97	-95.2	-94	TDD
38	_	_	-100	-97	-95.2	-94	TDD
39	_	_	-100	-97	-95.2	-94	TDD
40	_	_	-100	-97	-95.2	-94	TDD
41	_	_	-98	-95	-93.2	-92	TDD

6.13 WIFI Main RF Performance

The table below lists the main RF performance under WIFI conduction.

Transmission performance							
	802.11B	802.11G	802.11N				
Target power (minimum rate)	19	20	18.5	dBm			
Transmit power (maximum rate)	-	-	-	dBm			
EVM (maximum rate)	20%	-27	-30	dB			
Receiving performance							
Receiving sensitivity	802.11B	802.11G	802.11N				
Minimum rate	-92	-91	-90	dBm			
Maximum rate	-89	-74.5	-72.5	dBm			
	Transmission	performance		·			
	802.11A	802.1	1N				
Target power (minimum rate)	12.5	12.5		dBm			
Transmit power (maximum rate)	-	-		dBm			
EVM (maximum rate)	-27	-30		dB			



Receiving performance						
Receiving sensitivity 802.11B 802.11N						
Minimum rate	-88	-89	dBm			
Maximum rate	-73	-71	dBm			

6.14 BT Main RF Prformance

The table below lists the main RF performance under BT conduction.

Table 6.14: Main RF performance parameters under BT conduction

Transmission performance							
Target newer	DH5	DH5 2DH5 3DH5					
	11	11	11.5	dBm			
Receiving performance							
Pocolving consitivity	DH5	2DH5	3DH5				
Necelving sensitivity	-94.5	-94.5	-86	dBm			

6.15 GNSS Main RF Performance

The table below lists the main RF performance under GNSS conduction.

Table 6.15: Main RF performance parameters under GNSS conduction

GNSS working frequency band: 1575.42MHZ							
GNSS carrier-to-noise ratio CN0: 39dB/Hz							
GNSS sensitivity:	Capture (cold start)	Capture (hot start)	Track				
Gross sensitivity.	-148	-156	-160	dBm			
GNSS startun timo	Hot start	Warm start	Cold start				
	TBD	TBD	TBD				

7. Production

7.1. Top And Bottom Views Of The Module



Figure 48: Module top and bottom views

7.2. Recommended Soldering Furnace Temperature Curve



Figure 49: Module recommended soldering furnace temperature curve

7.3. Humidity Sensitivity (MSL)

The SLM756P module meets moisture sensitivity level 3. The dry package is subjected to the J-STD-020C specification in accordance with the IPC/JEDEC standard under ambient conditions of <30 degrees of temperature and <60% of relative humidity. Under ambient conditions of temperature <40

degrees and relative humidity <90%, the shelf life is at least 6 months without unpacking. After unpacking, Table 22 lists the shelf life of the modules for different moisture sensitivity levels.

Grade	Factory environment≦+30°C/60%RH
1	Indefinite quality in the environment≦+30°C/85% RH Under conditions
2	1 Year
2a	4 Weeks
3	168 hours
4	72 hours
5	48 hours
5a	24 hours
6	Use it after forced baking. After baking, the module must be patched within the time limit specified on the label.

Table 7.1: Humidity sensitivity level distinction

After unpacking, the SMT patch should be performed within 168 hours under ambient conditions of <30 degrees and relative humidity <60%. If the above conditions are not met, baking is required. Note: Oxidation risk: Baking SMD packages can cause metal oxidation and, if excessive, can cause solderability problems during board assembly. The temperature and time of the SMD package are baked, thus limiting solderability considerations. The accumulation of baking time should be no more than 96 hours at temperatures above 90 °C and as high as 125 °C.

7.4. Baking Requirements

The MEIG Smart Module has a moisture rating of three. The SLM756P should be fully baked before reflow soldering, otherwise the module may cause permanent damage during reflow. The SLM756P can use the following three baking conditions. Users should note that the tray is not resistant to high temperatures. The user should take the module out of the tray for baking, otherwise the tray may be damaged by high temperature.

Table 7.2: Baking requirements:

Baking condition	40°/5%RH	60°/5%RH	90°/5%RH
Baking time	30 Days	72 Hours	48Hours
Description	Original tray can be used	Original tray can be used	Original tray cannot be used

8. Support Peripheral Device List

Table 8.1: List of supported display models



DJN	ILI9881C
HOLITECH	ILI9881C

Table 8.2: List of supported camera models

Vendor	Drive IC
GXKJ	SP5506
GXKJ	SP2509

Table 8.3: List of supported touch screen models

Vendor	Drive IC
DJN	GT5688
HOLITECH	GT5688
DIXIAN	GT970

Table8.4: List of supported G sensor models

Vendor	Model	Specification
Bosch	BMA223	3-Axis,8-bit

Table8.5: List of supported Ecompass models

Vendor	Model	Specification
АКМ	AK09911	3-Axis,14-bit

Table8.6: List of supported PS/ALS Sensor models

Vendor	Model	Specification
Elan	EPL2182KQWJ0	ALS+PS

Table8.7: List of supported Gyro Sensor models

Vendor	Model	Specification
Bosch	BMI120	9-axis,16bit/16bit

Table8.8: List of supported Flash LED Driver models

Vendor	Model	Specification
SGMICRO	SGM3785YTDP14G/TR	FLASH LED Driver,1.5A

Table 8.8: Peripheral Support List

Peripheral	Vendor	Model
Fingerprint recognition	ZHIANG	
Fingerprint recognition	FingerCrystal	



Identification	CHINA-VISION	
Sweeping the pier	Zeba	

9. Appendix

9.1. Related Documents

Table 9.1: Related documents

Serial number	File name	Comment			
	GSM	Digital cellular telecommunications (Phase 2+); AT command set for GSM Mobile			
[1]	07.07:	Equipment (ME)			
(2)	GSM				
[2]	07.10:	Support GSM 07.10 multiplexing protocol			
	GSM	Digital cellular telecommunications(Phase 2+); Use of Data Terminal Equipment-			
[3]	07.05	Data Circuit terminating Equipment(DTE–DCE) interface for Short Message			
	07.03.	service(SMS)and Cell Broadcast Service(CBS)			
	GSM	Digital cellular telecommunications system (Phase 2+);Specification of the SIM			
[4]	11 14 .	Application Toolkit for the Subscriber Identity Module–Mobile Equipment (SIM–			
	11.17.	ME) interface			
r-1	GSM	Digital cellular telecommunications system (Phase 2+);Specification of the			
[5]	11.11:	Subscriber Identity Module – Mobile Equipment (SIM–ME) interface			
	GSM				
[6]		Digital Cellular telecommunications system (Phase 2+); Alphabets and language-			
	03.38:	specific information			
	GSM 11.10	Digital cellular telecommunications system (Phase 2); Mobile Station (MS)			
[7]		conformance specification: Part 1: Conformance specification			
[8]	AN_Serial	AN Serial Port			
1	Port				

9.2. Terms And Explanations

Table 9.2: Terms and explanations

Terms	Explanations
ADC	Analog-to-Digital Converter
AMR	Adaptive Multi-Rate
CS	Coding Scheme



CSD	Circuit Switched Data
СТЅ	Clear to Send
DTE	Data Terminal Equipment (typically computer, terminal, printer)
DTR	Data Terminal Ready
DTX	Discontinuous Transmission
EFR	Enhanced Full Rate
ESD	Electrostatic Discharge
ETS	European Telecommunication Standard
FR	Full Rate
HR	Half Rate
IMEI	International Mobile Equipment Identity
Li-ion	Lithium-Ion
МО	Mobile Originated
MS	Mobile Station (GSM engine), also referred to as TE
MT	Mobile Terminated
РАР	Password Authentication Protocol
РВССН	Packet Broadcast Control Channel
РСВ	Printed Circuit Board
PCL	Power Control Level
PCS	Personal Communication System, also referred to as GSM 1900
PDU	Protocol Data Unit
РРР	Point-to-point protocol
RF	Radio Frequency
RMS	Root Mean Square (value)
RX	Receive Direction
SIM	Subscriber Identification Module
SMS	Short Message Service
TDD	Time Division Distortion
TE	Terminal Equipment, also referred to as DTE
ТХ	Transmit Direction
UART	Universal Asynchronous Receiver & Transmitter
URC	Unsolicited Result Code
USSD	Unstructured Supplementary Service Data



Phone book abbreviation	Explanations
FD	SIM fix dialing phonebook
LD	SIM last dialing phonebook (list of numbers most recently dialed)
МС	Mobile Equipment list of unanswered MT calls (missed calls)
ON	SIM (or ME) own numbers (MSISDNs) list
RC	Mobile Equipment list of received calls
SM	SIM phonebook
NC	Not connect

9.3. Multiplexing function

Table 9.3: Multiplexing Functions

CDIO	Module pin	BLSP multiplexing function (default is blue)			Other functions
Grie		SPI	UART	I2C	besides BLSP
GPIO0	92	MOSI			I2S/GPIO
GPIO1	91	MISO			I2S/GPIO
GPIO2	90	CS_N			I2S/GPIO
GPIO3	89	CLK			I2S/GPIO
GPIO4	82	MOSI	ТХ		GPIO
GPIO5	81	MISO	RX		GPIO
GPIO6	59	CS_N	CTS	SDA	GPIO
GPIO7	58	CLK	RTS	SCL	GPIO
GPIO8	116	MOSI			GPIO
GPIO9	10	MISO			GPIO
GPIO10	11	CS_N		SDA	GPIO
GPIO11	83	CLK		SCL	GPIO
GPIO12	74	MOSI			GPIO
GPIO13	73	MISO			GPIO
GPIO14	76	CS_N		SDA	GPIO
GPIO15	75	CLK		SCL	GPIO
GPIO16	70	MOSI			GPIO
GPIO17	69	MISO			GPIO
GPIO18	72	CS_N		SDA	GPIO
GPIO19	71	CLK		SCL	GPIO
GPIO20	80	MOSI	ТХ		GPIO
GPIO21	79	MISO	RX		GPIO



GPIO111	78	CS_N	CTS	SDA	GPIO
GPIO112	77	CLK	RTS	SCL	GPIO

9.4. Safety Warning

Pay attention to the following safety precautions when using or repairing any terminal or mobile phone that contains modules. The user should be informed of the following safety information on the terminal device. Otherwise, MeiG will not be responsible for any consequences caused by the user not following these warning actions.

Identificat ion	Claim
	When you are at a hospital or medical facility, observe the restrictions on using your
	phone. If necessary, please turn off the terminal or mobile phone, otherwise the
	medical device may malfunction due to radio frequency interference.
	Turn off the wireless terminal or mobile phone before boarding. To prevent interference
	with the communication system, wireless communication equipment is prohibited on
	the aircraft. Ignoring the above will violate local laws and may result in a flight accident.
	Do not use mobile terminals or mobile phones in front of flammable gases. Turn off the
	mobile terminal when you are near an explosion, chemical factory, fuel depot, or gas
	station. It is dangerous to operate a mobile terminal next to any potentially explosive
	electrical equipment.
	The mobile terminal receives or transmits radio frequency energy when it is turned on.
	It can interfere with TV, radio, computer or other electrical equipment.
	Road safety first! Do not use a handheld terminal or mobile phone while driving, please
	use a hands-free device. Stop before using your handheld terminal or mobile phone.
	mobile terminals operate under RF signals and cellular networks, but are not
	guaranteed to be connected in all situations. For example, there is no credit or invalid
	SIM card. When in this situation and need emergency services, remember to use an
sos	emergency call. In order to be able to call and receive calls, the mobile terminal must be
	powered on and in a service area where the mobile signal is strong enough. Emergency
	calls are not allowed when certain network services or telephony features are in use,
	such as feature locks, keyboard locks. These functions should be removed before using
	an emergency call. Some networks require effective SIM card support.

10. OEM/Integrators Installation Manual

10.1. List of applicable FCC rules

This module has been tested and found to comply with part 22, part 24, part 27, part 15.247, part 15.407 requirements for Modular Approval.

10.2. Summarize the specific operational use conditions

This module can be used in POS and other equipment. The input voltage to the module should be nominally 3.5~4.2 VDC ,typical value 3.8VDC and the ambient temperature of the module should not exceed 60 $^{\circ}$ C. SLM756P has four External fixed rubber antenna with max antenna gain 5dBi . If the antenna needs to be changed, the certification should be re-applied.

10.3. Limited module procedures

NA

10.4. Trace antenna designs

NA

10.5. RF exposure considerations

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment .This equipment should be installed and operated with minimum distance 20cm between the radiator& your body. If the device built into a host as a portable usage, the additional RF exposure evaluation may be required as specified by 2.1093.

10.6. Antennas

Antenna type:	2.4GHz band	5.2GHz band	5.3GHz band	5.5GHz band	5.8GHz band
External fixed	Peak Gain	Peak Gain	Peak Gain	Peak Gain	Peak Gain
rubber antenna	0(dBi)	0(dBi)	0(dBi)	0(dBi)	0(dBi)
Antenna type:	BT Peak Gain	WCDMA band	WCDMA band	WCDMA band	LTE band 2
External fixed	0(dBi)	2 Peak Gain	4 Peak Gain	5 Peak Gain	Peak Gain
rubber antenna		10(dBi)	7(dBi)	12.92(dBi)	10(dBi)
Antenna type:	LTE band 4	LTE band 5	LTE band 7	LTE band 12	LTE band 13
External fixed	Peak Gain	Peak Gain	Peak Gain	Peak Gain	Peak Gain
rubber antenna	7(dBi)	12.92(dBi)	10(dBi)	13.92(dBi)	13.92(dBi)
Antenna type:	LTE band 17				



MeiG	hardware	design	guide
------	----------	--------	-------

External fixed	Peak Gain -		
rubber antenna	13.92(dBi)		

10.7. Label and compliance information

When the module is installed in the host device, the FCC ID/IC label must be visible through a window on the final device or it must be visible when an access panel, door or cover is easily re-moved. If not, a second label must be placed on the outside of the final device that contains the following text: "Contains FCC ID: 2APJ4-SLM756P" "Contains IC: 23860- SLM756P" The FCC ID/IC can be used only when all FCC ID/IC compliance requirements are met.

10.8. Information on test modes and additional testing

requirements

a) The modular transmitter has been fully tested by the module grantee on the required number of channels, modulation types, and modes, it should not be necessary for the

host installer to re-test all the available transmitter modes or settings. It is recommended that the host product manufacturer, installing the modular transmitter, perform some investigative measurements to confirm that the resulting composite system does not exceed the spurious emissions limits or band edge limits (e.g., where a different antenna may be causing additional emissions).

b) The testing should check for emissions that may occur due to the intermixing of emissions with the other transmitters, digital circuitry, or due to physical properties of the host product (enclosure). This investigation is especially important when integrating multiple modular transmitters where the certification is based on testing each of them in

a stand-alone configuration. It is important to note that host product manufacturers should not assume that because the modular transmitter is certified that they do not

have any responsibility for final product compliance.

c) If the investigation indicates a compliance concern the host product manufacturer is obligated to mitigate the issue. Host products using a modular transmitter are subject to

all the applicable individual technical rules as well as to the general conditions of operation in Sections 15.5, 15.15, and 15.29 to not cause interference. The operator of the host product will be obligated to stop operating the device until the interference have been corrected, WIFI and Bluetooth testing using QRCT in FTM mode.

10.9. Additional testing, Part 15 Subpart B disclaimer

The final host / module combination need to be evaluated against the FCC Part 15B criteria for unintentional radiators in order to be properly authorized for operation as a Part

15 digital device.

The host integrator installing this module into their product must ensure that the final composite product complies with the FCC requirements by a technical assessment or

evaluation to the FCC rules, including the transmitter operation and should refer to guidance in KDB 996369.

For host products with certified modular transmitter, the frequency range of investigation of the composite system is specified by rule in Sections 15.33(a)(1) through (a)(3), or the range applicable to the digital device, as shown in Section 15.33(b)(1), whichever is the higher frequency range of investigation

When testing the host product, all the transmitters must be operating. The transmitters can be enabled by using publicly-available drivers and turned on, so the transmitters are

active. In certain conditions it might be appropriate to use a technology-specific call box (test set) where accessory



devices or drivers are not available. When testing for emissions from the unintentional radiator, the transmitter shall be placed in the receive mode or idle mode, if possible. If receive mode only is not possible then, the radio shall be passive (preferred) and/or active scanning. In these cases, this would need to enable activity on the communication BUS (i.e., PCIe, SDIO, USB) to ensure the unintentional radiator circuitry is enabled. Testing laboratories may need to add attenuation or filters depending on the signal strength of any active beacons (if applicable) from the enabled radio(s). See ANSI C63.4, ANSI C63.10 and ANSI C63.26 for further general testing details.

The product under test is set into a link/association with a partnering WLAN device, as per the normal intended use of the product. To ease testing, the product under test is set to transmit at a high duty cycle, such as by sending a file or streaming some media content.

FCC Statment:

Any Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and

(2) This device must accept any interference received, including interference that may cause undesired operation.

ISED RSS Warning:

This device complies with Innovation, Science and Economic Development Canada licenceexempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'ISED applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

(1) l'appareil ne doit pas produire de brouillage, et

(2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

The EUT is a mobile device; maintain at least a 20 cm separation between the EUT and the user's body

and must not transmit simultaneously with any other antenna or transmitter.

L'autre utilisé pour l'émetteur doit être installé pour fournir une distance de séparation d'au moins 20 cm de toutes les personnes et ne doit pas être colocalisé ou fonctionner conjointement avec une autre

For IC, To meet RF exposure & ERP/ERIP, the maximum net gains of antennas allowed are 10dBi@WCDMA Band II/LTE Band 2, 7dBi@ WCDMABand IV/ LTE Band 4, 6.95dBi@ WCDMABand V/LTE Band 5,10.00dBi @LTE Band 7, 7.46dBi @ LTE Band 12/LTE Band 17,7.78dBi @ LTE Band 13.