








Power Net Connection




Note:
Use 0603 for lower Capacitance drop


Note:
Reserve at least one tuning cap. For PMIC VPA total cap requirement, the total cap at RF side should be in 6.2uF +/-5%.

From PMIC


B12 TX



B8 TX




B28 TX




B25(2) TX














B1 TX




B3 TX




B66(4) TX



B5+20TX










B13 TX



Note:
Please use the phase3 HML PA to support B1/3 CA
4G PA input need LPF for harmonic rejection

3/4G_PAIN_LB















3/4G_PAIN_MB



Reserved Shunt C for MIPI C-load Tuning
Control the Total Capacitance to 25pF+-3pF

LPF for more
margin on Tx
spurious

HMLB_Primary-ANT



$$\cdot \ddot{O}^{1/4} - \ddot{I} \ddot{i} \ddot{\beta} \mu - \ddot{A} \neg$$


B66(1/4) D^{D_GND}R⁻X



B25(2) DRX



B3 DRX

B26(5/6/18/19) DRX

B8 DRX



B20 DRX



B28A+B DRX


B12(17)+13 DRX U3332

B34/39 DRX



B40/41 DRX






Schematic design notice of "10_BB_POWER_PDN" page.

Note 10-1: Differential pair of DVDD_GPU remote sense must be close to BB's ball. Remote sense trace with GND shielding to PMIC (Differential)


Note 10-2: Differential pair of DVDD_PROC remote sense must be close to BB's ball. Remote sense trace with GND shielding to PMIC (Differential)

Note 10-3: Differential pair of DVDD_MODEM remote sense must be close to BB's ball. Remote sense trace with GND shielding to PMIC (Differential)

Note 10-4: Differential pair of DVDD_CORE remote sense must be close to BB's ball. Remote sense trace with GND shielding to PMIC (Differential)




Note 11-4: Connects "AVDD09_UFS" to GND when UFS is not used.




Thermistor to sense AP temperature

1. NTC1501 must keep a distance about 6~8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.




Thermistor to sense RF PA temperature

1. NTC1502 must close to LTE Band 7 PA or the hottest PA <2mm
2. The distance is the shortest distance from package edge to edge.





Note: 12-2



Schematic design notice of "12_BB_1" page.

Note 12-1:	"PWRAP_SPI0_CSN" and "AUD_DAT_MOSI0" are boot strap pins to select which interface will be the JTAG pin out.			
	PWRAP_SPI0_CSN	AUD_DAT_MOSI0	AP_JTAG	IO_JTAG
	HI	LO	N/A	N/A
	HI	HI	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	N/A
	LO	LO	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	DPL_11/DPL_HSYNC/DPL_VSYNC/DPL_DE/ DPL_CK/DPL_D8/DPL_D9
Note 12-2:	LO	HI	MSDC1_CLK/CMD/ DAT0/DAT1/DAT2	N/A
	"AUD_DAT_MISO0" is bootstrap pin to enable serial JTAG output over USB2.0 interface or not. When "AUD_DAT_MISO0" is pulled to high in system start up and then USB2.0 interface will be switched into serial JTAG mode.			
	"AUD_DAT_MISO1" is bootstrap pin to select system booting up from eMMC or UFS device.			

AUD_DAT_MISO1	Booting device
LO	eMMC
HI	UFS








Note 12-3: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.


Note 12-4: The de-coupling cap. for REFP (AJ18 ball) have to be placed as close to BB as possible.

Note 12-5: AUD_SYNC_MISO and AUD_CLK_MISO are DDR type feature in bootstrap

AUD_SYNC_MISO	AUD_CLK_MISO	DDR
LO	LO	LPDDR4X
LO	HI	LPDDR4X(Ext x 2 EN)
HI	LO	LPDDR3
HI	HI	LPDDR4X(Ext x 1 EN)





Note 13-1: CSI ports which are no use could be connected to GND or set in NC. For detail information, please refer to MT6771 Design Notice



Note 14-1:	The resistor of EMI_EXTR for DRAM has to be placed near to BB as close as possible R4001, please select 60.4 ohm 1% resistor
------------	---




Please also refer to MT6358 design notice for further detail design information




Schematic design notice of "22_POWER_MT6358-General"

Note 22-1: EXT_PMIC_EN1 : For UFS_1V8, and keep floating if it is not used
EXT_PMIC_EN2 : For VA09 of SSUSB/UFS, and keep floating if it is not used



HW GPIO configuration		Trapping Option		DRAM type	VDRAM2 Power source (VS2_LDO1_ball)
AUD_SYNC_MISO	AUD_CLK_MISO	VDRAM1	VDRAM2		
0	0	1.125V	0.6V	LP4X	VDRAM1
0	1	OFF	1.8V	LP4X (Ext x 2 EN)	VS1
1	0	1.225V	OFF	LP3	VDRAM1
1	1	1.125V	1.8V	LP4X (Ext x 1 EN)	VS1


MT6370 PMU's I2C address: 0X34 (Write:068, Read:069)
MT6370 PD's I2C address: 0X4E (Write:09C, Read:09D)




For better ESD or surge performance we need choose suitable device for system protection. Please refer to [Surge device selection

Note 24-1:

BATTERY CONNECTOR




CC IC




Slave Charger RT9465

BAT_POS and BAT_NEG Need Kelvin Connection to Battery Co



I2C Slave Address is 0X65




Schematic design notice of "27_POWER_SubPMIC-HV powers" page.


Note 27-1: It is recommended to reserve 0-ohm and cap. for BOM fine tune to minimize RF de-sense.

Note 27-2: It is recommended to reserve 0-ohm for BOM fine tune to minimize RF de-sense.

254B DDR4X/D4



153-UFS



Schematic design notice of "44_Memory_eMMC_LPDDR4X"

Note 44-1: Please refer to power supply related page select VDRAM 2 / VDRAM1 output voltage properly for LPDDR4X


Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ,

Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDD1 power domains of eMMC.

Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC [>10uF, at PMIC page]:
please also refer to MMD and layout guide for placement.

WIFI/GPS/BT


μ 8-G5290



Schematic design notice of "51_CONNECTIVITY_MT6631" page.

Note 51-1:

Note 51-1: Add 3dB resistor attenuator at external LNA output for more AGC saturation margin. Please let total RF loss < 6dB from external LNA output to GPS chip-input.




VSIM1_PMU ← R5106 NC/0R
VSIM1_NFC ← R5105 0R → SIM1_VCC

Ball	ST21NFCD	ST54F	ST54H
D3	NC	SE_SWP	NC
D4	NC	SE_SPI_MISO	SE_SPI_INT
D5	NC	SE_GND	SE_ISO_CLK
E3	NC	SE_SPI_SCK	SE_SPI_OUT(MISO)
E4	NC	SE_SPI_NSS	SE_SPI_NSS
E5	NC	SE_VCC	SE_SWP
E7	NC	NC	SE_SPI_SCK
E8	NC	SE_SPI_MOSI	SE_ISO_IOO
F4	NC	SE_ISO_RST	SE_ISO_RST
G2	NC	SE_ISO_IOO	SE_VCC
G3	NC	SE_ISO_CLK	SE_SPI_IN(MOSI)

R5111 is reserved for RF network matching tuning


The diagram shows a receiver circuit with two input channels. The top channel, labeled [13], has an input AU_HSP connected to a coil B6004. The bottom channel, labeled [3], has an input AU_HSN connected to a coil B6005. Both channels share a common output node. The circuit includes capacitors C6004 (100pF) and C6005 (33pF), and transistors TV6000 and TV6003. The output is connected to a common output node (NC) and a common output terminal (NC).



	Earphone Jack ① Main board	Earphone Jack ① Sub board
R6212	0 ohm	100nF

MAIN MIC

Close to BB



GND of C(4.7uF) and headset should tie together and single via to GND plane

Close to EarJack

PA SPK








Figure 1: Pin connections of the U6201. The diagram shows a top-down view of the U6201 chip with pins A1 through D4. On the left, pins A1-A4 are connected to RCP_A, RCN_A, RDP0_A, and RDN0_A. Pins B1-B4 are connected to RDN1_A, RDP2_A, RDN2_A, and RDP3_A. Pins C1-C4 are connected to RDN3_A, SEL, and D_GND. On the right, pins A5-A8 are connected to RCP_A2, RCN_A2, RDP0_A2, and RDN0_A2. Pins B5-B8 are connected to RDN1_A2, RDP2_A2, RDN2_A2, and RDP3_A2. Pins C5-C8 are connected to RDN3_A2, NC, and D_GND. Pin D1 is connected to D_GND. Pin D2 is connected to D_GND. Pin D3 is connected to D_GND. Pin D4 is connected to D_GND. The chip is labeled U6201 and has a 100K resistor connected to pin A1.



资料/封装同G2062




封装同G5290 定义有变动




The schematic diagram illustrates the power supply and reset circuit. It features a +5.5V power source connected to the D_GND and D_GND_0V8 pins. The circuit includes several components: a resistor R6233 (0R) connected to VIO18_PMU; a resistor R6210 (100K) connected to CTP_1V8_EN; a resistor R6204 (100K) connected to CTP_2V8_EN; a resistor R6213 (0R) connected to VIO18_PMU; a resistor R6203 (0R) connected to VIO18_PMU; a capacitor C6289 (1uF) connected to VSYS; a capacitor C6265 (1uF) connected to VSYS; a capacitor C6282 (100nF) connected to LDO_VDD_1V8; a capacitor C6283 (100nF) connected to LDO_VDD_1V8; a capacitor C6261 (2.2uF) connected to CTP_2V8; and a capacitor C6225 (10uF) connected to D_GND_0V8. The circuit is powered by +5.5V and connected to the D_GND and D_GND_0V8 pins.


夜视



封装定义同G1929



IR 2V



[15] FLASH_LED1

10V rating

C6200
4.7µF/10V

1N5821

D2_GND

J6210
OK-14FD10-04



D_GND

[20] IR_VDD0

A circuit diagram showing an IR LED connected to a 5V supply and ground. The LED is represented by a triangle pointing towards a vertical line. The text "IR LED" is placed to the left of the LED symbol. The 5V supply is labeled "5V" and the ground is labeled "D_GND".




封装定义同G1930




M+Gyro Sensor

LOG







ALS & PS Sensor

封装定义同G2231





Finger Sensor

封装同G1970定义同G1915




SUB_CON


MOT+HOM+MIC+Fingerprint+SPK




G-Sensor



COMPASS




马达





这两根要做阻抗控制

上下左右不包地，避开电源线


MICPHONE




马达



OVP



ANT



ANT

