nRF5340

Product Specification

v1.1



nRF5340 features

Features:

- 1.7 V to 5.5 V supply voltage range
- Single 32 MHz crystal operation
- Package variants
 - aQFN94[™] package, 7 x 7 mm
 - WLCSP95 package, 4.4 x 4.0 mm

- 1.8 V to 3.3 V regulated supply for external components
- Operating temperature from -40°C to 105°C
- 48 general purpose I/O pins

Application core

- Arm[®] Cortex[®]-M33 with TrustZone[®] technology
 - 128 MHz or 64 MHz operation
 - 514 EEMBC CoreMark score running from flash, 4.0 CoreMark per MHz
 - Single-precision floating-point unit (FPU)
 - · Digital signal processing (DSP) instructions
 - Data watchpoint and trace (DWT), embedded trace macrocell (ETM), instrumentation trace macrocell (ITM), and cross trigger interface (CTI)
 - Serial wire debug (SWD)
 - Trace port interface unit (TPIU)
 - 4-bit parallel trace of ITM and ETM trace data
 - · Serial wire output (SWO) trace of ITM data
- 1 MB flash and 512 kB low leakage RAM
- Arm TrustZone CryptoCell

 -312 security subsystem
 - NIST 800-90B, AIS-31, and FIPS 140-2 compliant random number generator
 - AES-128 and 256: ECB, CBC, CMAC/CBC-MAC, CTR, CCM/CCM*, GCM
 - SHA-1, SHA-2 up to 256 bits
 - Keyed-hash message authentication code (HMAC)
 - RSA public key cryptography with max key size 3072 bits
 - ECC support for most used curves
 - Application key management using derived key model
- Two-way set associative cache towards flash and QSPI XIP code regions
- QSPI peripheral for communicating with an external flash memory device
 - Execute in place with optional on-the-fly encryption and decryption
- Near field communication (NFC-A) tag with wake-on field and touch-to-pair
- Up to 5x SPI master/slave with EasyDMA
- Up to 4x I²C compatible two-wire master/slave with EasyDMA
- Up to 4x UART (CTS/RTS) with EasyDMA
- Audio peripherals I²S, digital microphone interface (PDM)
- Up to 4x pulse width modulator (PWM) units with EasyDMA
- 12-bit, 200 ksps ADC with EasyDMA eight configurable channels with programmable gain
- Up to 3x 32-bit timer with counter mode
- Up to 2x 24-bit real-time counter (RTC)
- Up to 2x Quadrature decoder (QDEC)
- Distributed programmable peripheral interconnect (DPPI)
- Inter-processor communication (IPC)
- Mutually exclusive peripheral (MUTEX)

Network core

- Arm Cortex-M33
 - 64 MHz operation
 - 244 EEMBC CoreMark score running from flash memory, 101
 CoreMark per mA
 - Cross trigger interface (CTI)
 - Serial wire debug (SWD)
 - SWO trace port
- 256 kB flash and 64 kB low leakage RAM
- Bluetooth® 5.2, IEEE 802.15.4-2006, 2.4 GHz enabled transceiver
 - -98 dBm sensitivity in 1 Mbps Bluetooth Low Energy mode
 - -104 dBm sensitivity in 125 kbps Bluetooth Low Energy mode (long range)
 - -101 dBm sensitivity in IEEE 802.15.4
 - -20 dBm to +3 dBm configurable TX power
 - On-air compatible with nRF52, nRF51, nRF24L, and nRF24AP series devices
 - Supported data rates:
 - Bluetooth 5.2 2 Mbps, 1 Mbps, 500 kbps, and 125 kbps
 - IEEE 802.15.4-2006 250 kbps
 - Proprietary 2.4 GHz 2 Mbps, 1 Mbps
 - Angle of Arrival (AoA) and Angle of Departure (AoD) direction finding using Bluetooth Low Energy
 - Single-ended antenna output (on-chip balun)
 - 128-bit AES/ECB/CCM/AAR co-processor (on-the-fly packet encryption)
 - 3.2 mA run current in TX (0 dBm)
 - 2.6 mA run current in RX
 - RSSI (1 dB resolution)
- SPI master/slave with EasyDMA
- I²C compatible two-wire master/slave with EasyDMA
- UART (CTS/RTS) with EasyDMA
- Up to 3x 32-bit timer with counter mode
- Up to 2x real-time counter (RTC)
- Temperature sensor
- Distributed programmable peripheral interconnect (DPPI)
- Inter-processor communication (IPC)
- Mutually exclusive peripheral (MUTEX)



4406_640 v1.1 ii

Applications:

- Advanced computer peripherals and I/O devices
 - Multi-touch trackpad
- Advanced wearables
 - Health/fitness sensor and monitor devices
 - Wireless payment enabled devices
- Wireless audio devices
 - Bluetooth Low Energy Audio
 - True wireless earbuds
 - Headphones, microphones, and speakers

- Internet of things (IoT)
 - Smart home sensors and controllers
 - Industrial IoT sensors and controllers
- Interactive entertainment devices
 - Remote controls
 - Gaming controllers
- Professional lighting
 - Wireless connected luminaire



4406_640 v1.1 iii

Contents

	nRF5340 features.	ii
1	Revision history.	13
2	About this document.	14
	2.1 Document status	. 14
	2.2 Peripheral chapters	
	2.3 Register tables	
	2.3.1 Fields and values	
	2.3.2 Permissions	
	2.4 Registers	
	2.4.1 DUMMY	
3	Product overview.	17
	3.1 Block diagram	17
	3.2 Memory	
	3.2.1 RAM — Random access memory	
	3.2.2 Flash — Non-volatile memory	
	3.2.3 XIP — Execute in place	
	3.2.4 Access latency	
4	Power and clock management.	22
	4.1 System ON mode	
	4.1.1 Power submodes	
	4.2 System OFF mode	
	4.2.1 Emulated System OFF mode	
	4.3 Force-OFF mode	
	4.3.1 Emulated Force-OFF mode	
	4.4 Current consumption	
	4.4.1 Electrical specification	
	4.5 Power supply modes and regulators	
	4.5.1 Normal voltage mode	
	4.5.2 High voltage mode	40
	4.5.3 Power supply supervisor	
	4.6 POWER — Power control	
	4.6.1 Registers	
	4.7 REGULATORS — Regulator control	
	4.7.1 Normal voltage mode	
	4.7.2 High voltage mode	49
	4.7.3 GPIO levels	. 50
	4.7.4 Registers	. 51
	4.7.5 Electrical specification	53
	4.8 USBREG — USB regulator control	55
	4.8.1 Registers	
	4.8.2 Electrical specification	
	4.9 VREQCTRL — Voltage request control	60
	4.9.1 Registers	. 61
	4.10 RESET — Reset control	. 61
	4 10 1 Power-on reset	62




4406_640 v1.1 iv

	4.10.2 Pin reset	. 62
	4.10.3 Brownout reset	
	4.10.4 Wakeup from System OFF mode reset	
	4.10.5 Soft reset	
	4.10.6 Watchdog timer reset	
	4.10.7 Network Force-OFF	
	4.10.8 Retained registers	
	4.10.9 Application core reset behavior	
	4.10.10 Network core reset behavior	
	4.10.11 Registers	
	4.10.12 Electrical specification	
	4.10 CLOCK — Clock control	
	4.11.1 HFCLK controller	
	4.11.2 LFCLK controller	
	4.11.3 Registers	
	4.11.4 Electrical specification	
	4.12 OSCILLATORS — Oscillator control	
	4.12.1 High-frequency (32 MHz) crystal oscillator (HFXO)	
	4.12.2 Low-frequency (32.768 kHz) crystal oscillator (LFXO)	
	4.12.3 Low-frequency (32.768 kHz) external source	
	4.12.4 Registers	
	4.12.5 Electrical specification	. 98
5	Application core.	101
	5.1 Block diagram	. 101
	5.2 CPU	
	5.2.1 Floating point interrupt	
	5.2.2 Electrical specification	
	5.2.3 CPU and support module configuration	104
	5.3 Memory	
	5.3.1 Peripheral instantiation	
	5.4 Core components	
	5.4.1 CACHE — Instruction/data cache	
	5.4.2 FICR — Factory information configuration registers	
	5.4.3 UICR — User information configuration registers	
	5.4.4 AHB multilayer	. 130
6	Network core.	132
	6.1 Block diagram	. 132
	6.2 CPU	
	6.2.1 Electrical specification	
	6.2.2 CPU and support module configuration	134
	6.3 Memory	135
	6.3.1 Peripheral instantiation	136
	6.4 Core components	138
	6.4.1 FICR — Factory information configuration registers	
	6.4.2 UICR — User information configuration registers	
	6.4.3 AHB multilayer	
	O.T. O Milliagei	. 143
7	Darinharals	1 1 0
7	Peripherals	146
	7.1 Peripheral interface	146
	7.1.1 Peripheral ID	147
	7.1.2 Peripherals with shared ID	. 148



4406_640 v1.1 V

7.1.3 Peripheral registers	148
7.1.4 Bit set and clear	148
7.1.5 Tasks	149
7.1.6 Events	149
7.1.7 Publish and subscribe	149
7.1.8 Shortcuts	149
7.1.9 Interrupts	149
	150
7.2 EasyDMA	150
7.2.1 EasyDMA error handling	152
7.2.2 EasyDMA array list	152
7.3 ACL — Access control lists	153
7.3.1 Registers	154
7.4 AAR — Accelerated address resolver	155
7.4.1 Shared resources	156
7.4.2 EasyDMA	156
7.4.3 Resolving a resolvable address	156
7.4.4 Example	157
7.4.5 IRK data structure	157
	157
7.4.6 Registers	163
·	163
7.5 CCM — AES CCM mode encryption	164
7.5.1 Shared resources	164
7.5.2 Keystream generation	
7.5.3 Encryption	164
7.5.4 Decryption	165
7.5.5 AES CCM and RADIO concurrent operation	166
7.5.6 Encrypting packets on-the-fly in radio transmit mode	166
7.5.7 Decrypting packets on-the-fly in RADIO receive mode	167
7.5.8 CCM data structure	168
7.5.9 EasyDMA and ERROR event	169
7.5.10 Registers	169
7.5.11 Electrical specification	178
·	178
7.6.1 Shared resources	180
7.6.2 Differential mode	180
7.6.3 Single-ended mode	181
7.6.4 Registers	183
7.6.5 Electrical specification	192
7.7 CRYPTOCELL — Arm TrustZone CryptoCell 312	193
7.7.1 Usage	194
7.7.2 Direct memory access (DMA)	195
7.7.3 Standards	195
7.7.4 Registers	196
7.8 DCNF — Domain configuration	197
7.8.1 Protection	197
7.8.2 Registers	198
7.9 DPPI - Distributed programmable peripheral interconnect	199
7.9.1 Subscribing to and publishing on channels	200
7.9.2 DPPI configuration (DPPIC)	202
7.9.3 Connection examples	202
·	202
7.9.4 Special considerations for a system implementing TrustZone for Cortex-M processors	202
7.9.4 Special considerations for a system implementing TrustZone for Cortex-IVI processors	





7.10.1 Shared resources	207
7.10.2 EasyDMA	208
7.10.3 ECB data structure	208
7.10.4 Registers	208
7.10.5 Electrical specification	212
7.11 EGU — Event generator unit	212
7.11.1 Registers	213
7.11.2 Electrical specification	215
7.12 FPU - Floating point unit (FPU) exceptions	215
7.12.1 Registers	216
7.13 GPIO — General purpose input/output	220
7.13.1 Assigning pins between cores, peripherals, or subsystems	221
7.13.2 Pin configuration	222
7.13.3 Pin sense mechanism	223
7.13.4 GPIO security	224
7.13.5 Registers	224
	230
7.13.6 Electrical specification	
7.14 GPIOTE — GPIO tasks and events	231
7.14.1 Pin events and tasks	232
7.14.2 Port event	233
7.14.3 Tasks and events pin configuration	233
7.14.4 Low power	233
7.14.5 Registers	234
7.14.6 Electrical specification	239
7.15 I ² S — Inter-IC sound interface	239
7.15.1 Mode	240
7.15.2 Transmitting and receiving	240
7.15.3 Left right clock (LRCK)	241
7.15.4 Serial clock (SCK)	242
7.15.5 Master clock (MCK)	242
7.15.6 Width, alignment and format	244
7.15.7 EasyDMA	246
7.15.8 Module operation	249
7.15.9 Pin configuration	251
7.15.10 Registers	251
7.15.11 Electrical specification	265
7.16 IPC — Interprocessor communication	265
7.16.1 IPC and PPI connections	267
7.16.2 Registers	268
7.16.3 Electrical specification	271
7.17 KMU — Key management unit	271
7.17.1 Functional view	272
7.17.2 Access control	272
7.17.3 Protecting the UICR content	273
7.17.4 Usage	273
7.17.5 Registers	277
7.18 LPCOMP — Low-power comparator	281
7.18.1 Shared resources	282
7.18.2 Pin configuration	283
7.18.3 Registers	283
7.18.4 Electrical specification	291
7.19 MUTEX — Mutual exclusive peripheral	291
7.19.1 Registers	293
7.20 NFCT — Near field communication tag	293
7.20 M CT MCGI INCIG COMMIGNICATION LAST	200



4406_640 v1.1 vii

7.20.1 Overview	 	294
7.20.2 Operating states	 	296
7.20.3 Pin configuration	 	297
7.20.4 EasyDMA	 	297
7.20.5 Frame assembler	 	298
7.20.6 Frame disassembler	 	299
7.20.7 Frame timing controller	 	300
7.20.8 Collision resolution	 	301
7.20.9 Antenna interface		302
7.20.10 NFCT antenna recommendations		302
7.20.11 Battery protection	 	303
7.20.12 Digital Modulation Signal	 	303
7.20.13 References		304
7.20.14 Registers		304
7.20.15 Electrical specification		330
7.21 NVMC — Non-volatile memory controller		330
7.21.1 Writing to flash		330
7.21.2 Erasing a secure page in flash		331
7.21.3 Erasing a non-secure page in flash		331
7.21.4 Writing to user information configuration registers (UICR)		331
7.21.5 Erase all		331
7.21.6 NVMC protection mechanisms		332
7.21.7 Cache		333
7.21.8 Registers		333
7.21.9 Electrical specification		337
7.22 PDM — Pulse density modulation interface		337
7.22.1 Master clock source selection		338
7.22.2 Master clock generator		338
7.22.3 Module operation		339
7.22.4 Decimation filter		339
7.22.5 EasyDMA		340
•		
7.22.6 Hardware example		341
7.22.7 Pin configuration		
7.22.8 Registers	 	
7.22.9 Electrical specification	 	351
7.23 PWM — Pulse width modulation		351
7.23.1 Wave counter		
7.23.2 Decoder with EasyDMA		
7.23.3 Limitations		363
7.23.4 Pin configuration		363
7.23.5 Registers		363
7.24 QDEC — Quadrature decoder		374
7.24.1 Sampling and decoding		375
7.24.2 LED output		376
7.24.3 Debounce filters		376
7.24.4 Accumulators		377
7.24.5 Output/input pins		377
7.24.6 Pin configuration		377
7.24.7 Registers		378
7.24.8 Electrical specification		393
7.25 QSPI — Quad serial peripheral interface		393
7.25.1 Configuring QSPI		394
7.25.2 Write operation		395
7.25.3 Read operation	 	395



4406_640 v1.1 viii

7.25.4 Erase operation	395
7.25.5 Execute in place	395
7.25.6 Encryption	396
7.25.7 Sending custom instructions	397
7.25.8 Deep power-down mode	398
7.25.9 Instruction set	398
	399
7.25.11 Registers	404
	422
7.26 RADIO — 2.4 GHz radio	423
7.26.1 Packet configuration	424
	425
	425
<u> </u>	426
	426
	427
!	429
	430
	430
	431
	431
	432
9	437
·	446
	447
	494
1	500
	500
	500
'	500
	504
!	504
	504
	504
·	505
ě	506
	506
	506
•	507
•	507
, ,	510
5	512
1	520
	520
	521
	521
	522
	522
'	523
,	524
	525
	526
!	526
7.29.10 Limits event monitoring	527



4406_640 v1.1 ix

7.29.11 Registers	528
7.29.12 Electrical specification	545
7.29.13 Performance factors	546
7.30 SPIM — Serial peripheral interface master with EasyDMA	546
7.30.1 SPI master transaction sequence	547
7.30.2 D/CX functionality	548
7.30.3 Pin configuration	549
7.30.4 Shared resources	550
	550
	550
7.30.7 Registers	551
7.30.8 Electrical specification	565
	566
7.31.1 Shared resources	567
	567
7.31.3 SPI slave operation	568
7.31.4 Semaphore operation	569
7.31.5 Pin configuration	570
	571
7.31.7 Electrical specification	583
7.32 SPU — System protection unit	585
7.32.1 General concepts	585
7.32.2 Flash access control	586
7.32.3 RAM access control	589
	592
7.32.4 Peripheral access control	594
7.32.5 Pin access control	594
7.32.6 DPPI access control	594 596
7.32.7 External domain access control	596
7.32.8 Arm TrustZone for Cortex-M ID allocation	
7.32.9 Registers	598
'	609
	610
·	610
	610
'	617
7.35 TIMER — Timer/counter	618
7.35.1 Capture	619
7.35.2 Compare	619
7.35.3 Task delays	619
7.35.4 Task priority	619
7.35.5 Registers	620
7.35.6 Electrical specification	627
7.36 TWIM — I^2C compatible two-wire interface master with EasyDMA	627
7.36.1 Shared resources	629
7.36.2 EasyDMA	629
7.36.3 Master write sequence	629
7.36.4 Master read sequence	630
7.36.5 Master repeated start sequence	631
7.36.6 Low power	632
7.36.7 Master mode pin configuration	632
7.36.8 Registers	633
7.36.9 Electrical specification	647
7.36.10 Pullup resistor	648
7.37 TWIS — I^2C compatible two-wire interface slave with EasyDMA	648



4406_640 v1.1 X

7.37.1 Shared resources	651
7.37.2 EasyDMA	651
7.37.3 TWIS responding to a read command	651
7.37.4 TWIS responding to a write command	652
7.37.5 Master repeated start sequence	653
7.37.6 Terminating an ongoing TWI transaction	654
7.37.7 Low power	654
7.37.8 Slave mode pin configuration	654
7.37.9 Registers	655
7.37.10 Electrical specification	668
7.38 UARTE — Universal asynchronous receiver/transmitter with EasyDMA	669
7.38.1 EasyDMA	670
7.38.2 Transmission	670
7.38.3 Reception	671
7.38.4 Error conditions	672
7.38.5 Using the UARTE without flow control	672
7.38.6 Parity and stop bit configuration	672
7.38.7 Low power	673
7.38.8 Pin configuration	673
7.38.9 Registers	673
7.38.10 Electrical specification	691
7.39 USBD — Universal serial bus device	691
7.39.1 USB device states	692
7.39.2 USB terminology	693
7.39.3 USB pins	694
7.39.4 USBD power-up sequence	694
7.39.5 USB pull-up	695
7.39.6 USB reset	695
7.39.7 USB suspend and resume	696
7.39.8 EasyDMA	
7.39.9 Control transfers	698
7.39.10 Bulk and interrupt transactions	701
7.39.11 Isochronous transactions	703
7.39.12 USB register access limitations	706
7.39.13 Registers	706
7.39.14 Electrical specification	735
7.40 VMC — Volatile memory controller	735
7.40.1 RAM power states	735
7.40.2 Registers	736
7.41 WDT — Watchdog timer	738
7.41.1 Reload criteria	738
7.41.2 Temporarily pausing the watchdog	738
7.41.3 Watchdog reset	738
7.41.4 Stopping the watchdog	738
7.41.5 Registers	739
7.41.6 Electrical specification	745
7.11.0 Electrical openinoacion	, 13
Debug and trace	746
8.1 DAP — Debug access port	747
8.1.1 Registers	747
8.1.2 Electrical specification	748
8.2 Access port protection	748
8.3 Debug Interface mode	751
8.4 Real-time debug	751

4406_640 v1.1 xi

8



	8.5 ROM tables	
	8.6 Cross-trigger network	
	8.7 Multidrop serial wire debug	
	8.8 Trace	
	8.9 Enabling the trace port	
	8.10 CTRL-AP - Control access port	
	8.10.1 Reset request	
	8.10.2 Erase all	
	8.10.3 Mailbox interface	
	8.10.4 Disabling erase protection	
	8.10.5 Disabling access port protection	
	8.10.6 Debugger registers	
	8.10.7 Registers	
	8.11 CTI - Cross Trigger Interface	
	8.11.1 Registers	
	8.12 TAD - Trace and debug control	
	8.12.1 Registers	. 779
9	Hardware and layout.	783
	9.1 Pin assignments	
	9.1.1 aQFN94 pin assignments	
	9.1.2 WLCSP pin assignments	
	9.2 Mechanical specifications	
	9.2.1 aQFN94 7 x 7 mm package	
	9.2.2 WLCSP package	791
	9.3 Reference circuitry	
	9.3.1 Circuit configuration no. 1 for QKAA aQFN94	
	9.3.2 Circuit configuration no. 2 for QKAA aQFN94	
	9.3.3 Circuit configuration no. 3 for QKAA aQFN94	
	9.3.4 Circuit configuration no. 4 for QKAA aQFN94	
	9.3.5 Circuit configuration no. 1 for CLAA WLCSP	
	9.3.6 Circuit configuration no. 2 for CLAA WLCSP	
	9.3.7 Circuit configuration no. 3 for CLAA WLCSP	
	9.3.8 Circuit configuration no. 4 for CLAA WLCSP	
	9.3.9 PCB layout example	
10	Recommended operating conditions.	812
	10.1 WLCSP light sensitivity	. 812
4.4	Albert to see the second to see	043
11	Absolute maximum ratings	813
12	Ordering information.	814
	12.1 Device marking	. 814
	12.2 Box labels	
	12.3 Order code	815
	12.4 Code ranges and values	816
	12.5 Product options	817
13	Legal notices	819

xii



1 Revision history

Date	Version	Description
April 2021	1.1	The following content has been added or updated:
		Added WLCSP package variant information to the following chapters:
		Pin assignments on page 783
		Mechanical specifications on page 790
		Ordering information on page 814
		Reference circuitry on page 792 - nRF5340-QKAA Config. 1 updated.
		N/C capacitor footprint removed. Component designators re-ordered.
		Schematic drawing editorials.
		Reference circuitry on page 792 - Added additional reference circuits
		for nRF5340-QKAA and nRF5340-CLAA.
		DPPI - Distributed programmable peripheral interconnect on page 199
		- Corrected number of DPPI channels (32) for the network core.
		ullet RADIO $-$ 2.4 GHz radio on page 423 - Added electrical parameters for
		TX only run current, P_{RF} = +3 dBm. Clarified use of EDSAMPLE register in
		combination with CCA.
		SAADC — Successive approximation analog-to-digital converter on page
		520 - Additional electrical specifications.
		QSPI — Quad serial peripheral interface on page 393 - Additional
		electrical specifications.
		RESET — Reset control on page 61 - Additional electrical
		specifications.
		CLOCK — Clock control on page 69 - Additional electrical
		specifications.
		Product overview on page 17 - Added missing SAADC.
		Ordering information on page 814 - Updated box labels.
		Editorial changes.
		Fixed error in document ID.
December 2020	1.0	First release



2 About this document

This document is organized into chapters that are based on the modules and peripherals available in the IC

2.1 Document status

The document status reflects the level of maturity of the document.

Document name	Description
Objective Product Specification (OPS)	Applies to document versions up to 1.0. This document contains target specifications for product development.
Product Specification (PS)	Applies to document versions 1.0 and higher. This document contains final product specifications. Nordic Semiconductor ASA reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Table 1: Defined document names

2.2 Peripheral chapters

Every peripheral has a unique capitalized name or an abbreviation of its name, e.g. TIMER, used for identification and reference. This name is used in chapter headings and references, and it will appear in the Arm Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMERO. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.

The chapters describing peripherals may include the following information:

- A detailed functional description of the peripheral
- Register configuration for the peripheral
- Electrical specification tables, containing performance data which apply for the operating conditions described in Recommended operating conditions on page 812.

2.3 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three colored rows describe the position and size of the different fields in the register. The following rows describe the fields in more detail.

NORDIC*

2.3.1 Fields and values

The **Id** (Field Id) row specifies the bits that belong to the different fields in the register. If a field has enumerated values, then every value will be identified with a unique value id in the **Value Id** column.

A blank space means that the field is reserved and read as undefined, and it also must be written as 0 to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column. The **Value Id** may be omitted in the single-bit bit fields when values can be substituted with a Boolean type enumerator range, e.g. true/false, disable(d)/enable(d), on/off, and so on.

Values are usually provided as decimal or hexadecimal. Hexadecimal values have a 0x prefix, decimal values have no prefix.

The Value column can be populated in the following ways:

- Individual enumerated values, for example 1, 3, 9.
- Range of values, e.g. [0..4], indicating all values from and including 0 and 4.
- Implicit values. If no values are indicated in the **Value** column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

If two or more fields are closely related, the **Value Id**, **Value**, and **Description** may be omitted for all but the first field. Subsequent fields will indicate inheritance with '..'.

A feature marked **Deprecated** should not be used for new designs.

2.3.2 Permissions

Different fields in a register might have different access permissions enforced by hardware.

The access permission for each register field is documented in the Access column in the following ways:

Access	Description	Hardware behavior
RO	Read-only	Field can only be read. A write will be ignored.
WO	Write-only	Field can only be written. A read will return an undefined value.
RW	Read-write	Field can be read and written multiple times.
W1	Write-once	Field can only be written once per reset. Any subsequent write will be ignored. A read will return an undefined value.
RW1	Read-write-once	Field can be read multiple times, but only written once per reset. Any subsequent write will be ignored.

Table 2: Register field permission schemes

2.4 Registers

Register	Offset	Security	Description
DUMMY	0x514		Example of a register controlling a dummy feature

Table 3: Register overview

2.4.1 DUMMY

Address offset: 0x514

Example of a register controlling a dummy feature



Bit r	number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0		
ID				DDDD	C C C B	АА		
Rese	et 0x000	50002		0 0 0 0 0 0 0 0	0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0	0 0 1 0		
ID								
Α	RW	FIELD_A			Example of a read-write field with several enumerated			
					values			
			Disabled	0	The example feature is disabled			
			NormalMode	1	The example feature is enabled in normal mode			
			ExtendedMode	2	The example feature is enabled along with extra			
					functionality			
В	RW	FIELD_B			Example of a deprecated read-write field	Deprecated		
			Disabled	0	The override feature is disabled			
			Enabled	1	The override feature is enabled			
С	RW	FIELD_C			Example of a read-write field with a valid range of values			
			ValidRange	[27]	Example of allowed values for this field			
D	RW	FIELD_D			Example of a read-write field with no restriction on the			
					values			



3 Product overview

nRF5340 is a wireless, ultra-low power multicore System on Chip (SoC), integrating two fully programmable Arm Cortex-M33 processors, advanced security features, a range of peripherals, and a multiprotocol 2.4 GHz transceiver. The transceiver supports Bluetooth Low Energy, ANT[™], and 802.15.4 for, among others, Thread and Zigbee protocols. It also allows the implementation of proprietary 2.4 GHz protocols.

The two Arm Cortex-M33 processors share the power, clock, and peripheral architecture with Nordic Semiconductor nRF51, nRF52, and nRF91 Series of SoCs, ensuring minimal porting efforts. The application core is a full-featured Arm Cortex-M33 processor including DSP instructions and FPU and running at up to 128 MHz with 1 MB of flash and 512 kB of RAM. The option to run the application processor at 64 MHz allows the CPU to increase energy efficiency. The network core is an Arm Cortex-M33 processor with a reduced feature set, designed for ultra-low power operation. It runs at a fixed 64 MHz frequency and contains 256 kB of flash and 64 kB of RAM.

The peripheral set offers a variety of analog and digital functionality enabling single-chip implementation of a wide range of applications. Arm TrustZone technology, Arm CryptoCell-312, and supporting blocks for system protection and key management are embedded for the advanced security needed for IoT applications.

3.1 Block diagram

The block diagram illustrates the overall system. More detailed diagrams of the two cores, including pins and EasyDMA connectivity, can be found in Block diagram on page 101 and Block diagram on page 132.






Figure 1: Simplified block diagram

3.2 Memory

The nRF5340 SoC contains two processor cores, each with flash and RAM that can be used for code and data storage.



Core	RAM	Flash
Application core	512 kB, arranged as follows:	1024 kB in 4 kB pages
	256 kB CPU single-cycle RAM256 kB of additional RAM	
Network core	64 kB total	256 kB in 2 kB pages

Table 4: nRF5340 memory configuration

All memory and registers are found in the same address space, as shown in Memory map on page 20. This includes the two blocks of 256 kB RAM, which are accessible in the memory map as one contiguous 512 kB block of RAM. The first 256 kB block of RAM has single-cycle access time from the CPU, while up to four CPU cycles additional latency occurs when accessing the additional 256 kB block of RAM.

The application core memory is mapped to the network core memory map. This means that the network core CPU can access and use the application core memory for shared memory communication. The application core can restrict network core access through the domain configuration (DCNF) PROTECT registers, see DCNF — Domain configuration on page 197. Access to secure memory or peripherals as defined by the SPU — System protection unit on page 585 is also prevented when the network core is marked as non-secure in an application using TrustZone technology.

Note: The EasyDMA masters of the network core peripherals cannot access the application core RAM. The network core processor cannot execute code directly from the application core flash or OSPI XIP memories.






Figure 2: Memory map

3.2.1 RAM — Random access memory

RAM can be read and written an unlimited number of times.

Each RAM AHB slave within a core is connected to one or more RAM sections that has separate power control for System ON and System OFF mode operation. For details, see VMC — Volatile memory controller on page 735.



3.2.2 Flash — Non-volatile memory

Flash memory can be read an unlimited number of times by the CPU, but is restricted in the number of times it can be written to or erased, and in how it can be written.

Writing to flash memory is managed by the non-volatile memory controller (NVMC), see NVMC — Non-volatile memory controller on page 330.

Flash memory is divided in pages, as listed in nRF5340 memory configuration on page 19.

3.2.3 XIP — Execute in place

Execute in Place (XIP) allows the CPU to execute program code directly from the external flash memory device using the Quad serial peripheral interface (QSPI). The external flash memory contents can be on the fly encrypted and decrypted.

For details, see QSPI — Quad serial peripheral interface on page 393.

3.2.4 Access latency

When accessing memories or peripherals across bus bridges, additional access latency will occur. An example of such a case is network core access to application core memory or peripherals.



4 Power and clock management

The power and clock management system in nRF5340 is optimized for ultra-low power applications to ensure maximum power efficiency.

The core of the power and clock management system is the power management unit (PMU) shown in the following figure.




Figure 3: Power management unit

The PMU automatically tracks the power and clock resources required by the different components in the system at any given time. To achieve the lowest power consumption possible, the PMU optimizes the system by evaluating power and clock requests, automatically starting and stopping clock sources, and choosing regulator operation modes.

The nRF5340 start-up sequence after reset is described in RESET — Reset control on page 61.

4.1 System ON mode

System ON is the default operation mode after power-on reset.

In System ON, all functional blocks, such as the CPU and peripherals, can be in an idle or run state depending on the configuration set by the software and the state of the executing application. The network core's CPU and peripherals can be in an idle state, run state, or Force-OFF mode (see Force-OFF mode on page 24).

The PMU can switch the appropriate internal power sources on and off, depending on how much power is needed at any given time. The power requirement of a peripheral is directly related to its activity level, which increases and decreases when specific tasks are triggered or events are generated.

Voltage and frequency scaling

nRF5340 will automatically adjust the internal voltages to optimize power efficiency, which is a trade off between performance and power consumption.

Some configuration options will cause a higher internal voltage to be requested, which will be observed as an increase in power consumption. These configurations are the following:

• Setting the frequency of the application core's clock to 128 MHz, see Application core frequency scaling on page 72. The increased power consumption in this mode will also be observed when the CPU is sleeping, i.e. after executing the WFI (wait for interrupt) or WFE (wait for event) instructions.

NORDIC SEMICONDUCTOR

Power consumption during System ON idle sleep is reduced by configuring the application core's clock to 64 MHz before entering CPU sleep.

- · Using QSPI with 96 MHz clock frequency
- · Using the USB peripheral
- · When debugging
- Requesting additional voltage on the VREGRADIO supply using VREQCTRL Voltage request control on page 60

4.1.1 Power submodes

In System ON mode, when the CPU and all peripherals are IDLE, the system can reside in one of two power submodes.

The power submodes are:

- Constant latency
- Low-power

In Constant latency, the CPU wakeup latency and the PPI task response will be constant and kept at a minimum. This is secured by a set of resources that are always enabled. Compared to Low-power, the advantage of having a constant and predictable latency comes at a cost of increased power consumption. Constant latency is selected by triggering the CONSTLAT task.

In Low-power, the most power efficient supply option is chosen by the automatic power management system. Achieving the lowest power possible is at the expense of variations in CPU wakeup latency and PPI task response. Low-power is selected by triggering the LOWPWR task.

When the system enters System ON, it is by default in the Low-power submode.

4.2 System OFF mode

System OFF is the deepest power-saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated.

The device can be put into System OFF mode using the register SYSTEMOFF on page 51. The following signals/actions cause a wakeup from System OFF:

- The DETECT signal, generated by the GPIO peripheral
- The ANADETECT signal, generated by the LPCOMP peripheral
- The SENSE signal, generated by the NFCT peripheral to wake-on-field
- · A valid USB voltage on the VBUS pin is detected
- A debug session is started
- A pin reset

When the device wakes up from System OFF, a system reset is performed. For more details, see Application core reset behavior on page 64.

One or more RAM sections can be retained in System OFF depending on the RAM retention settings in the peripheral VMC — Volatile memory controller on page 735.

Before entering System OFF, all on-going EasyDMA transactions should be completed. This is accomplished by making sure that the EasyDMA enabled peripheral is not active when entering System OFF. It is also recommended that the network core is in an idle state (i.e. peripherals are stopped and CPU is idle).

4.2.1 Emulated System OFF mode

When the device is in Debug Interface mode, System OFF is emulated to ensure that all required resources needed for debugging are available during System OFF.



Required resources needed for debugging include the following key components:

- Debug Interface mode on page 751
- CLOCK Clock control on page 69
- POWER Power control on page 43
- OSCILLATORS Oscillator control on page 94
- REGULATORS Regulator control on page 48
- RESET Reset control on page 61
- NVMC Non-volatile memory controller on page 330
- CPU
- · Flash memory
- RAM

Because the CPU is kept on in an emulated System OFF mode, it is recommended to add an infinite loop directly after entering System OFF, to prevent the CPU from executing code that normally should not be executed. For more information, see Debug and trace on page 746.

4.3 Force-OFF mode

Force-OFF is only applicable for the network core.

The register interface RESET — Reset control on page 61 is used by the application core to force the network core to Force-OFF mode. In this mode, the network core is stopped in order to achieve the lowest power consumption possible. When the network core is in Force-OFF mode, only the application core can release the mode, causing the network core to wake up and start the CPU again.

Before the application core sets the network core to Force-OFF mode, it is recommended that the network core is in an idle state:

- All peripherals are stopped.
- Any additional voltage on the VREGRADIO supply de-requested using VREQCTRL Voltage request control on page 60.
- The CPU is an idle state, i.e. running the WFI or WFE instruction.

When the network core wakes up from Force-OFF mode, it is reset. For more details, see Network core reset behavior on page 65.

Several RAM sections can be retained in Force-OFF mode depending on the RAM retention settings in the peripheral VMC — Volatile memory controller on page 735.

4.3.1 Emulated Force-OFF mode

If the device is in Debug Interface mode, Force-OFF mode will be emulated to secure the required resources needed for debugging.

When Force-OFF mode is emulated, the CPU and all peripherals are reset. The CPU is prevented from running during debug access to a core's resources, including writing to RAM, flash, and/or peripherals. See Debug and trace on page 746 for more information.

4.4 Current consumption

Because the Power Management Unit (PMU) is constantly adjusting the different power and clock sources, estimating an application's current consumption can be challenging when the measurements cannot be performed directly on the hardware. To facilitate the estimation process, a set of current consumption scenarios is provided to show the typical current drawn from the VDD or VDDH supply.



Each scenario specifies a set of operations and conditions applying to the given scenario. All scenarios are listed in Electrical specification on page 26. The following table shows a set of common conditions used in all scenarios, unless otherwise stated in the description of a given scenario.

Condition	Value	Note			
Supply	3 V on VDD/VDDH (normal voltage mode)				
Temperature	25ºC				
СРИ	WFI (wait for interrupt)/WFE (wait for event) sleep				
Peripherals	All idle				
Clock	HFCLK = HFINT @ 64 MHz, LFCLK = Not running				
Regulator	DC/DC on VREGMAIN, VREGRADIO, and VREGH (when used)				
Application core RAM	8 kB	In System ON, RAM value refers to the amount of RAM that is switched on. The remainder of RAM is non retained. In System OFF, RAM value refers to amount of RAM that is retained.			
Network core RAM	0 kB				
Cache enabled	Yes	Only applies when the CPU is running from flash memory.			
Network core forced off	Yes				
32 MHz crystal	SMD 2016, 32 MHz, f_{tol} = ±30 ppm, C_L = 8 pF, $R_S \le 50~\Omega$, $D_L \le 100~\mu W$	Only applies when the high frequency crystal oscillator (HFXO) is running. HFXO is used when the radio is running.			
32 kHz crystal	SMD 2012, 32.768 kHz, f_{tol} = ±20 ppm, C_L = 9 pF, C_0 = 1.3 pF, R_L = 70 kΩ, D_L ≤ 1.0 μW	Only applies when the low frequency crystal oscillator (LFXO) is running.			
Inductors	SMD 1608, L = 10 μH, Tol = 20%, $I_{sat} \ge$ 90 mA, $R_{DC} \le 1.2 \Omega$				
Compiler version	GCC version 7.3.1 20180622 (arm-nor	ne-eabi-gcc)			
Compiler flags	-mcpu=cortex-m33 -mthumb -mcmse -mfloat-abi=hard -mfpu=fpv5-sp-d16 -fno-delete-null-pointer-checks -fmax-errors=1 -funroll-all-loops -ffunction-sections -falign-functions=16 -fno-strict-aliasing -O3				

Table 5: Current consumption scenarios, common conditions



4.4.1 Electrical specification

4.4.1.1 Sleep

Symbol	Description	Min.	Тур.	Max.	Units
I _{ON_IDLE1}	System ON, 0 kB application RAM, wake on any event		1.3		uA
I _{ON_IDLE1,LDO}	System ON, 0k application RAM, wake on any event, regulator = LDO		3.3		uA
I _{ON_IDLE2}	System ON, wake on any event		1.3		uA
I _{ON_IDLE2,LDO}	System ON, wake on any event, regulator = LDO		3.4		uA
I _{ON_IDLE3}	System ON, wake on any event, power-fail comparator enabled		1.3		uA
I _{ON_IDLE3,128MHz}	System ON, wake on any event, power-fail comparator enabled, clock=HFINT128M		785		uA
I _{ON_IDLE4}	System ON, wake on GPIOTE input (event mode, LATENCY=LowLatency)		48		uA
I _{ON_IDLE4_LP}	System ON, wake on GPIOTE input (event mode, LATENCY=LowPower)		1.3		uA
I _{ON_IDLE5}	System ON, wake on GPIOTE PORT event		1.3		uA
I _{ON_IDLE6}	System ON, 0 kB application RAM, wake on RTC (running from LFXO clock)		1.5		uA
I _{ON_IDLE7}	System ON, wake on RTC (running from LFXO clock)		1.5		uA
ION_IDLE8	System ON, 0 kB application RAM, wake on RTC (running from LFXO clock), 5 V supply on VDDH, VREGH output = 3.3 V		1.7		uA
I _{ON_IDLE7}	System ON, 0 kB network RAM, wake on network RTC (running from LFXO clock)		1.5		uA
I _{ON_IDLE8}	System ON, 64 kB network RAM, wake on network RTC (running from LFXO clock)		1.7		uA
I _{ON_IDLE9}	System ON, 0 kB application RAM, wake on RTC (running from LFRC clock)		2.1		uA
I _{ON_IDLE10}	Both cores in System ON, wake on any event. VREQH=Disabled.		1.3		uA
I _{ON_IDLE10_VREQH}	Both cores in System ON, wake on any event. VREQH=Enabled.		1.4		uA
I _{OFF0}	System OFF, 0 kB application RAM, wake on reset		1.0		uA





Symbol	Description	Min.	Тур.	Max.	Units
I _{OFF0,LDO}	System OFF, 0 kB application RAM, wake on reset; regulator		1.4		uA
	= LDO				
I _{OFF1}	System OFF, 0 kB application RAM, wake on LPCOMP		0.9		uA
I _{OFF2}	System OFF, wake on reset		0.9		uA
I _{OFF3}	System OFF, 0 kB application RAM, wake on reset, 5 V		1.1		uA
	supply on VDDH, VREGH output = 3.3V				
I _{OFF3,LDO}	System OFF, 0 kB application RAM, wake on reset, 5 V		1.4		uA
	supply on VDDH, VREGH output = 3.3V; regulator = LDO				
I _{OFF4}	System OFF, 512 kB application RAM + 64 kB network RAM,		2.4		uA
	wake on reset				




Figure 4: System OFF, 0 kB application RAM, wake on reset (typical values)






Figure 5: System ON, wake on any event, power-fail comparator enabled (typical values)

4.4.1.2 Application CPU running

The application CPU running parameters are obtained using the following compiler version:

Compiler: Arm version 6.14 (armclang)

Compiler flags:

```
-std=c99 --target=arm-arm-none-eabi -mcpu=cortex-m33 -mfpu=fpv5-sp-d16 -mfloat-abi=hard - fno-rtti -flto -funsigned-char -mcmse -Omax -ffunction-sections
```

Linker flags:

-Omax

20 kB of RAM in application core switched on and retained in execute-from-flash cases, and 44 kB in execute-from-RAM cases.

Symbol	Description	Min.	Тур.	Max.	Units
I _{APPCPU0}	CPU running CoreMark from flash, regulator = LDO, clock =		15.5		mA
	HFINT128M				
I _{APPCPU2}	CPU running CoreMark from flash, clock = HFXO128M		8.0		mA
Language	CPU running CoreMark from flash, clock = HFXO64M		3.6		mA
I _{APPCPU3}	ci o ruming corcival k mom hash, clock - m xoo-kvi		3.0		ША
I _{APPCPU4}	CPU running CoreMark from flash, clock = HFINT128M		7.8		mA
I _{APPCPU5}	CPU running CoreMark from flash		3.3		mA



Symbol	Description	Min.	Тур.	Max.	Units
I _{APPCPU8}	CPU running CoreMark from RAM, clock = HFINT128M		7.9		mA
I _{APPCPU9}	CPU running CoreMark from RAM		3.4		mA
I _{APPCPU10}	CPU running CoreMark from RAM, clock = HFXO128M		8.2		mA
I _{APPCPU11}	CPU running CoreMark from RAM, clock = HFXO64M		3.6		mA

4.4.1.3 Network CPU running

The network CPU running parameters are obtained using the following compiler version:

Compiler: Arm version 6.14 (armclang)

```
Compiler flags: -std=c99 --target=arm-arm-none-eabi -mcpu=cortex-m33+nodsp -mfpu=none - mfloat-abi=soft -fno-rtti -flto -funsigned-char -Omax -ffunction-sections
```

Linker flags:

-Omax

20 kB of RAM in network core switched on and retained in execute-from-flash cases, and 40 kB in execute-from-RAM cases.

Clock and regulator settings only apply to network core. The settings in the application core are the same as the common conditions.

Symbol	Description	Min.	Тур.	Max.	Units
I _{NETCPU0}	CPU running CoreMark from flash, regulator = LDO		5.1		mA
I _{NETCPU1}	CPU running CoreMark from flash		2.4		mA
I _{NETCPU2}	CPU running CoreMark from flash, clock = HFXO64M		2.6		mA
I _{NETCPU3}	CPU running CoreMark from RAM, regulator = LDO		4.3		mA
I _{NETCPU4}	CPU running CoreMark from RAM		2.0		mA
I _{NETCPU5}	CPU running CoreMark from RAM, clock = HFXO64M		2.2		mA

4.4.1.4 COMP active

Symbol	Description	Min.	Тур.	Max.	Units
I _{COMP,LP}	COMP enabled, Low-power mode		60		uA
I _{COMP,NORM}	COMP enabled, normal mode		62		uA
I _{COMP,HS}	COMP enabled, High-speed mode		68		uA



4.4.1.5 I2S active

Symbol	Description	Min.	Тур.	Max.	Units
I _{12S0}	I2S transferring data @ 2 x 16 bit x 16 kHz		2000		uA
	(CONFIG.MCKFREQ = 32MDIV63, CONFIG.RATIO = 32X),				
	clock = HFXO64M				
I _{I2S1}	I2S transferring data @ 2 x 16 bit x 16 kHz		2170		uA
	(CONFIG.MCKFREQ = 510000, CONFIG.RATIO = 32X), clock =				
	HFXO ACLK @ 12.288 MHz				
I _{I2S2}	I2S transferring data @ 2 x 16 bit x 48 kHz		2310		uA
	(CONFIG.MCKFREQ = 505286656, CONFIG.RATIO = 32X),				
	clock = HFXO ACLK @ 12.288 MHz				

4.4.1.6 LPCOMP active

Symbol	Description	Min.	Тур.	Max.	Units
I _{LPCOMP,EN}	LPCOMP enabled		45		uA

4.4.1.7 NFCT active

Symbol	Description	Min.	Тур.	Max.	Units
I _{SENSE}	System ON, current in SENSE STATE (this current does not apply when in NFC field)		1.3		uA
I _{ACTIVATED}	System ON, current in ACTIVATED STATE, clock = HFXO64M		1080		uA

4.4.1.8 PDM active

Symbol	Description	Min.	Тур.	Max.	Units
I _{PDM,RUN}	PDM receiving and processing data @ 1 Msps (RATIO =		655		uA
	64, PDMCLKCTRL = 135274496), stereo mode, clock =				
	HFXO64M				
I _{PDM,RUN,ACLK}	PDM receiving and processing data @ 1 Msps (RATIO = 64,		1045		uA
	PDMCLKCTRL = 343597056), stereo mode, HFXO ACLK =				
	12.288 MHz				



4.4.1.9 PWM active

Symbol	Description	Min.	Тур.	Max.	Units
I _{PWM,RUNO}	PWM running at 125 kHz, top = 10, duty = 50%		560		uA
I _{PWM,RUN1}	PWM running at 16 MHz, top = 10, duty = 50%		560		uA
I _{PWM,RUN1,LDO}	PWM running at 16 MHz, top = 10, duty = 50%; regulator = LDO		1035		uA
I _{PWM,RUN2}	PWM running at 125 kHz, top = 10, duty = 50%, clock = HFXO64M		750		uA
I _{PWM,RUN3}	PWM running at 16 MHz, top = 10, duty = 50%, clock = HFXO64M		755		uA

4.4.1.10 QDEC active

Symbol	Description	Min.	Тур.	Max.	Units
I _{QDEC,RUN}	QDEC running		480		uA

4.4.1.11 QSPI active

Symbol	Description	Min.	Тур.	Max.	Units
I _{QSPI,IDLE}	QSPI idle (enabled, but not activated)		45		uA
I _{QSPI,ACTIVE}	QSPI active (activated, but not transferring data)		1790		uA
I _{QSPI,DATA}	QSPI transferring data (activated, and transferring data to/		4430		uA
	from external flash memory), SCKFREQ = 96 MHz, quad				
	mode, clock = HFXO192M				

4.4.1.12 RADIO transmitting/receiving

64 kB of network core RAM switched on and retained.

Clock and regulator settings only apply to network core. The settings in the application core are the same as the common conditions.

Symbol	Description	Min.	Тур.	Max.	Units
I _{RADIO_TX0}	Radio transmitting @ +3 dBm output power, 1 Mbps		5.3		mA
	Bluetooth low energy (BLE) mode, clock = HFXO64M				
I _{RADIO_TX1}	Radio transmitting @ 0 dBm output power, 1 Mbps Bluetooth low energy (BLE) mode, clock = HFXO64M		4.1		mA
I _{RADIO_TX2}	Radio transmitting @ -40 dBm output power, 1 Mbps		2.6		mA
	Bluetooth low energy (BLE) mode, clock = HFXO64M				



Symbol	Description	Min.	Тур.	Max.	Units	
I _{RADIO_TX3}	Radio transmitting @ 0 dBm output power, 1 Mbps Bluetooth low energy (BLE) mode, clock = HFXO64M; regulator = LDO		9.2		mA	
I _{RADIO_TX4}	Radio transmitting @ -40 dBm output power, 1 Mbps Bluetooth low energy (BLE) mode, clock = HFXO64M; regulator = LDO		5.0		mA	
I _{RADIO_TX5}	Radio transmitting @ 0 dBm output power, 2 Mbps Bluetooth low energy (BLE) mode, clock = HFXO64M		5.2		mA	
I _{RADIO_TX6}	Radio transmitting @ 0 dBm output power, 500 kbps Bluetooth low energy (BLE) long-range (LR) mode, clock = HFXO64M		4.1		mA	
I _{RADIO_TX7}	Radio transmitting @ 0 dBm output power, 125 kbps Bluetooth low energy (BLE) long-range (LR) mode, clock = HFXO64M		4.1		mA	
I _{RADIO_TX8}	Radio transmitting @ 0 dBm output power, 250 kbps IEEE 802.15.4-2006 mode, clock = HFXO64M		4.1		mA	
I _{RADIO_RXO}	Radio receiving @ 1 Mbps Bluetooth low energy (BLE) mode, clock = HFXO64M		3.7		mA	
I _{RADIO_RX1}	Radio receiving @ 1 Mbps Bluetooth low energy (BLE) mode, clock = HFXO64M; regulator = LDO		8.0		mA	
I _{RADIO_RX2}	Radio receiving @ 2 Mbps Bluetooth low energy (BLE) mode, clock = HFXO64M		4.1		mA	
I _{RADIO_RX3}	Radio receiving @ 500 kbps Bluetooth low energy (BLE) long-range (LR) mode, clock = HFXO64M		3.6		mA	
I _{RADIO_RX4}	Radio receiving @ 125 kbps Bluetooth low energy (BLE) long-range (LR) mode, clock = HFXO64M		3.6		mA	
I _{RADIO_RX5}	Radio receiving @ 250 kbps IEEE 802.15.4-2006 mode, clock = HFXO64M		3.9		mA	






Figure 6: Radio transmitting at 3 dBm output power, 1 Mbps Bluetooth LE mode (typical values)




Figure 7: Radio transmitting at 0 dBm output power, 1 Mbps Bluetooth LE mode (typical values)



4.4.1.13 RNG active

Symbol	Description	Min.	Тур.	Max.	Units
I _{RNG0}	RNG running, 64 kB network RAM		270		uA

4.4.1.14 SAADC active

Symbol	Description	Min.	Тур.	Max.	Units
I _{SAADC,RUN}	SAADC sampling @ 16 ksps, acquisition time = 20 us, clock		980		uA
	= HFXO64M				
I _{SAADC,TASK}	SAADC sampling @ 1 kHz from RTC in task mode,		770		uA
	LPOP=LowLat, acquisition time = 20 us, clock = HFINT64M				
	and LFXO				
I _{SAADC,TASK,LPOP}	SAADC sampling @ 1 kHz from RTC in task		160		uA
	mode,LPOP=LowPower , acquisition time = 20 us, clock =				
	HFINT64M and LFXO				

4.4.1.15 TEMP active

Symbol	Description	Min.	Тур.	Max.	Units
I _{TEMP0}	TEMP started, 64 kB network RAM		615		uA

4.4.1.16 TIMER running

Symbol	Description	Min.	Тур.	Max.	Units
I _{TIMERO}	One TIMER running @ 1 MHz		475		uA
I _{TIMER1}	One TIMER running @ 1 MHz, clock = HFXO64M		670		uA
I _{TIMER2}	One TIMER running @ 16 MHz		560		uA
I _{TIMER2,LDO}	One TIMER running @ 16 MHz; regulator = LDO		1040		uA
I _{TIMER3}	One TIMER running @ 16 MHz, clock = HFXO64M		750		uA
I _{TIMER3,LDO}	One TIMER running @ 16 MHz, clock = HFXO64M; regulator LDO		1280		uA
I _{TIMER4}	One TIMER running @ 16 MHz, clock = HFINT128M		750		uA
I _{NET,TIMERO}	One network TIMER running @ 1 MHz		170		uA
I _{NET,TIMER1}	One network TIMER running @ 1 MHz, clock = HFXO64M		400		uA
I _{NET,TIMER2}	One network TIMER running @ 16 MHz		220		uA



Symbol	Description	Min.	Тур.	Max.	Units
I _{NET,TIMER3}	One network TIMER running @ 16 MHz, clock = HFXO64M		445		uA

4.4.1.17 SPIM active

Symbol	Description	Min.	Тур.	Max.	Units
I _{SPIMO}	SPIM transferring data @ 2 Mbps		935		uA
I _{SPIM1}	SPIM transferring data @ 2 Mbps, clock = HFXO64M		1145		uA
I _{SPIM2}	SPIM transferring data @ 8 Mbps		1705		uA
I _{SPIM3}	SPIM transferring data @ 8 Mbps, clock = HFXO64M		1930		uA
I _{SPIM4}	SPIM transferring data @ 32 Mbps		2115		uA
I _{SPIM5}	SPIM transferring data @ 32 Mbps, clock = HFXO64M		2345		uA

4.4.1.18 SPIS active

Symbol	Description	Min.	Тур.	Max.	Units
I _{SPISO}	SPIS configured and idle (enabled, no CSN activity)		145		uA
I _{SPIS1}	SPIS transferring data @ 2 Mbps		713		uA
I _{SPIS2}	SPIS transferring data @ 2 Mbps, clock = HFXO64M		913		uA

4.4.1.19 TWIM active

Symbol	Description	Min.	Тур.	Max.	Units
Ітшімо	TWIM transferring data @ 100 kbps		965		uA
I _{TWIM1}	TWIM transferring data @ 100 kbps, clock = HFXO64M		1170		uA
I _{TWIM2}	TWIM transferring data @ 400 kbps		1000		uA
I _{TWIM3}	TWIM transferring data @ 400 kbps, clock = HFXO64M		1205		uA
I _{TWIM4}	TWIM transferring data @ 1000 kbps		2050		uA
I _{TWIM5}	TWIM transferring data @ 1000 kbps, clock = HFXO64M		2295		uA



4.4.1.20 TWIS active

Symbol	Description	Min.	Тур.	Max.	Units
I _{TWIS,IDLE}	TWIS configured and enabled (IDLE state)		45		uA
I _{TWISO}	TWIS transferring data @ 100 kbps		945		uA
I _{TWIS1}	TWIS transferring data @ 400 kbps		985		uA
I _{TWIS2}	TWIS transferring data @ 100 kbps, clock = HFXO64M		1150		uA
I _{TWIS3}	TWIS transferring data @ 400 kbps, clock = HFXO64M		1185		uA

4.4.1.21 UARTE active

Symbol	Description	Min.	Тур.	Max.	Units
I _{UARTE,IDLEO}	UARTE RX idle (started, waiting for data, no data transfer)		645		uA
luarte,idle1	UARTE RX idle (started, waiting for data, no data transfer), clock = HFXO64M		840		uA
I _{UARTEO}	UARTE transferring data @ 1200 bps, clock = HFXO64M		885		uA
I _{UARTE1}	UARTE transferring data @ 115200 bps, clock = HFXO64M		890		uA
I _{UARTE2}	UARTE receiving data @ 115200 bps, clock = HFXO64M		890		uA
I _{UARTE3}	UARTE transmitting and receiving data @ 115200 bps, clock = HFXO64M		895		uA

4.4.1.22 WDT active

Symbol	Description	Min.	Тур.	Max.	Units
I _{WDT,APP}	Application MCU WDT started		2.0		uA
I _{WDT,APP,LDO}	Application MCU WDT started; regulator = LDO		4.9		uA
I _{WDT,NET}	Network MCU WDT started, 64 kB network RAM		3.2		uA

4.4.1.23 Compounded

These are scenarios where both cores are active. 20 kB of RAM in the application core and 64 kB of RAM in the network core are switched on and retained.

In scenarios where both cores are active, the clock and regulator settings apply to both.



Symbol	Description	Min.	Тур.	Max. Units
I _{SO}	Application CPU running CoreMark from flash, radio transmitting @ 0 dBm output power, 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M		7.3	mA
l _{S1}	Application CPU running CoreMark from flash, radio receiving @ 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M		6.9	mA
I _{S2}	Application CPU running CoreMark from flash, radio transmitting @ 0 dBm output power, 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M, regulator = LDO		16.9	mA
I _{S3}	Application CPU running CoreMark from flash, radio receiving @ 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M; regulator = LDO		15.6	mA
l _{S4}	Application CPU running CoreMark from flash, radio transmitting @ 0 dBm output power, 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M, 5 V supply on VDDH, VREGH output = 3.3 V		6.7	mA
I _{S5}	Application CPU running CoreMark from flash, radio receiving @ 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M, 5 V supply on VDDH, VREGH output = 3.3 V		6.4	mA
I _{S6}	Network CPU running CoreMark from flash, radio transmitting @ 0 dBm output power, 1 Mbps Bluetooth Low Energy mode, clock = HFXO64M		5.9	mA
I _{S7}	Network CPU running CoreMark from flash, radio receiving @ 1 Mbps Bluetooth Low Energy mode, clock = HFXO64M		5.4	mA
I _{S8}	Application + Network CPU running CoreMark from flash, radio transmitting @ 0 dBm output power, 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M		9.1	mA
I _{S9}	Application + Network CPU running CoreMark from flash, radio receiving @ 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M		8.6	mA
l ₅₁₀	Application + Network CPU running CoreMark from flash, radio transmitting @ +3 dBm output power, 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M		9.1	mA
I _{S11}	Application + Network CPU running CoreMark from flash, radio transmitting @ +3 dBm output power, 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M; regulator = LDO		21.5	mA
l _{S12}	Application + Network CPU running CoreMark from flash, radio transmitting @ 0 dBm output power, 1 Mbps Bluetooth Low Energy mode; clock = HFXO64M; regulator = LDO		20.2	mA



Symbol	Description	Min.	Тур.	Max.	Units
I _{S13}	Application + Network CPU running CoreMark from flash,		21.5		mA
	radio receiving @ 1 Mbps Bluetooth Low Energy mode;				
	clock = HFXO64M; regulator = LDO				
I _{S14}	Network CPU running CoreMark from flash, radio		12.6		mA
	transmitting @ 0 dBm output power, 1 Mbps Bluetooth Low				
	Energy mode, clock = HFXO64M; regulator = LDO				
I _{S15}	Network CPU running CoreMark from flash, radio receiving		14.0		mA
	@ 1 Mbps Bluetooth Low Energy mode, clock = HFXO64M;				
	regulator = LDO				

4.4.1.24 USBD active

Symbol	Description	Min.	Тур.	Max.	Units
I _{USB,ACTIVE,VBUS}	Current from VBUS supply, USB active		1.2		mA
lusb,suspend,vbus	Current from VBUS supply, USB suspended, CPU sleeping		180		uA
I _{USB,} ACTIVE,VDD	Current from VDD supply (normal voltage mode), all RAM retained, CPU running, USB active		3.0		mA
lusb,suspend,vdd	Current from VDD supply (normal voltage mode), all RAM retained, CPU sleeping, USB suspended		815		uA
lusb,suspend,vdd,ldo	Current from VDD supply (normal voltage mode), all RAM retained, CPU sleeping, USB suspended, regulator = LDO		135		uA
I _{USB,ACTIVE,VDDH}	Current from VDDH supply (high voltage mode), VDD=3 V (VREGH output), all RAM retained, CPU running, USB active		3.2		mA
Iusb,suspend,vddh	Current from VDDH supply (high voltage mode), VDD=3 V (VREGH output), all RAM retained, CPU sleeping, USB suspended		2340		uA
I _{USB} ,SUSPEND,VDDH,LDC	o Current from VDDH supply (high voltage mode), VDD=3 V (VREGH output), all RAM retained, CPU sleeping, USB suspended, regulator = LDO		125		uA
I _{USB,DISABLED,VDD}	Current from VDD supply, USB disabled, VBUS supply connected, all RAM retained, CPU sleeping		3		uA

4.5 Power supply modes and regulators

nRF5340 supports two different power supply voltage ranges, each having a corresponding power supply pin. The PMU automatically activates the correct voltage regulator depending on which power supply pin is used.

The nRF5340 PMU controls three different regulators to support the following power supply modes:

• Normal voltage mode on page 39 - Powers the device through the VDD pin

NORDIC*

• High voltage mode on page 40 - Powers the device through the VDDH pin

In addition, the nRF5340 has a dedicated regulator used only for USB, controlled and operated separately using USBREG — USB regulator control on page 55.

These regulators and how they are connected to the supply pins are shown in the following figure.




Figure 8: Regulators used in nRF5340

4.5.1 Normal voltage mode

When the device operates in normal voltage mode, only the main voltage regulator (VREGMAIN) and the radio voltage regulator (VREGRADIO) are used.




Figure 9: Regulator usage in normal voltage mode

The VDD and VDDH pins are connected together. The external power supply is connected to the both pins. In this case, the VREGH regulator is automatically deactivated.

In normal voltage mode, each regulator can operate in LDO or DC/DC mode. See Normal voltage mode on page 48 for details about configuration of the regulators in this mode.



4.5.2 High voltage mode

When the device operates in high voltage mode, the high voltage regulator (VREGH), the main voltage regulator (VREGMAIN) and the radio voltage regulator (VREGRADIO) are used.




Figure 10: Regulator usage in high voltage mode

The external power supply is connected to the VDDH pin. The VREGMAIN and VREGRADIO regulators are used to power the internal circuitry from the VDD pin. The VDD pin is supplied by the VREGH regulator.

By default, the high voltage regulator is configured to also source external components from the VDD pin. To save power this feature should be disabled. For details, see High voltage mode on page 49.

In high voltage mode, each of the three regulators can operate in LDO or DC/DC mode. See High voltage mode on page 49 for details about configuring the regulators in this mode.

4.5.3 Power supply supervisor

Several voltage monitoring devices, enabled through the power management unit (PMU), are used to monitor the connected power supply.

The following figure illustrates the main components for power supply supervision.






Figure 11: Power supply supervision in nRF5340

The power supply mode detector determines which supply pin is used when the device is powered up. It selects the power supply mode accordingly, generates the enable signal that automatically enables VREGH, and generates a power-on reset (POR) which initializes the device. For an overview of the different supply modes, see Power supply modes and regulators on page 38.

The brownout detector monitors the VDD supply (input of the VREGMAIN regulator) to ensure safe operation, and generates a brownout reset (BOR) if the voltage is too low, holding the device in reset when the voltage is too low for safe operation. The brownout reset voltage is defined in parameters $V_{BOR,OFF}$ and $V_{BOR,ON}$.

4.5.3.1 Power-fail comparator

The power-fail comparator (POF) can provide the CPU with an early warning of an impending power supply failure.

The POF can be used to signal the application when the supply voltage drops below a configured threshold. The POF will not reset the system, but instead give the CPU time to prepare for an orderly power-down. The following figure shows the main elements of the POF.






Figure 12: Power-fail comparator

Using the POF is optional, and must be enabled and configured through the register POFCON (Retained) on page 52.

Depending on the supply mode (see Power supply modes and regulators on page 38), the thresholds V_{POF} and V_{POFH} must be configured to a suitable level through the POFCON register. When the supply voltage falls below the defined threshold, the POF will generate the event POFWARN that is sent to the POWER module within both the application and network cores. Software running on the two cores can use this signal to prepare for a power failure. This event is also generated when the supply voltage is already below the threshold at the time the power-fail comparator is enabled, or if the threshold is reconfigured to a level above the supply voltage.

If the POF is enabled and the supply voltage is below the threshold, the POF will prevent the NVMC from performing write operations to the NVM.

To save power, the power-fail comparator is not active in System OFF or in System ON when HFCLK is not running.

The POF features a hysteresis of V_{POFHYST}, as illustrated in the following figure.






Figure 13: POF hysteresis and POFWARN event (BOR = brownout reset)

The POF hysteresis voltage is defined with the V_{POFHYST} parameter in Electrical specification on page 53.

4.6 POWER — Power control

The POWER peripheral provides an interface for the power and clock subsystem for task, event, and interrupt related settings.

Each core has its own POWER peripheral that is responsible for requesting resources from the power and clock subsystem. The power and clock subsystem ensure that the power mode with the proper latency settings is selected when requested by an instance of the POWER peripheral. This means that for the core, the Constant latency mode is prioritized over Low-power mode. For an overview of power modes, see Power submodes on page 23.

The POFWARN event is a system level event that enables each core to react quickly if there is a power failure. The power-fail comparator must be configured and enabled in order to receive the event, see Power-fail comparator on page 41 for more information.

Power control of the RAM blocks is controlled by the Volatile memory controller (VMC), see VMC — Volatile memory controller on page 735.

Note: Registers INTEN on page 47, INTENSET on page 47, and INTENCLR on page 47 are shared between the POWER and CLOCK peripherals.

4.6.1 Registers

Base address Dom	ain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50005000	ICATION	DOW/ED	POWER : S	US	NA	Power control	
0x40005000	APPLICATION POWER	POWER	POWER : NS	US	NA	Power control	
0x41005000 NET\	WORK	POWER	POWER	NS	NA	Power control	

Table 6: Instances

Register	Offset	Security	Description
TASKS_CONSTLAT	0x78		Enable Constant Latency mode
TASKS_LOWPWR	0x7C		Enable Low-Power mode (variable latency)




Register	Offset	Security	Description	
SUBSCRIBE_CONSTLAT	0xF8		Subscribe configuration for task CONSTLAT	
SUBSCRIBE_LOWPWR	0xFC		Subscribe configuration for task LOWPWR	
EVENTS_POFWARN	0x108		Power failure warning	
EVENTS_SLEEPENTER	0x114		CPU entered WFI/WFE sleep	
EVENTS_SLEEPEXIT	0x118		CPU exited WFI/WFE sleep	
PUBLISH_POFWARN	0x188		Publish configuration for event POFWARN	
PUBLISH_SLEEPENTER	0x194		Publish configuration for event SLEEPENTER	
PUBLISH_SLEEPEXIT	0x198		Publish configuration for event SLEEPEXIT	
INTEN	0x300		Enable or disable interrupt	
INTENSET	0x304		Enable interrupt	
INTENCLR	0x308		Disable interrupt	
GPREGRET[n]	0x51C		General purpose retention register	Retaine

Table 7: Register overview

4.6.1.1 TASKS CONSTLAT

Address offset: 0x78


Enable Constant Latency mode



4.6.1.2 TASKS_LOWPWR

Address offset: 0x7C

Enable Low-Power mode (variable latency)




4.6.1.3 SUBSCRIBE_CONSTLAT

Address offset: 0xF8

Subscribe configuration for task CONSTLAT





4.6.1.4 SUBSCRIBE_LOWPWR

Address offset: 0xFC

Subscribe configuration for task LOWPWR

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that task LOWPWR will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

4.6.1.5 EVENTS_POFWARN


Address offset: 0x108 Power failure warning

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	EVENTS_POFWARN			Power failure warning
			NotGenerated	0	Event not generated
			Generated	1	Event generated

4.6.1.6 EVENTS_SLEEPENTER

Address offset: 0x114

CPU entered WFI/WFE sleep




4.6.1.7 EVENTS_SLEEPEXIT

Address offset: 0x118




CPU exited WFI/WFE sleep



4.6.1.8 PUBLISH POFWARN

Address offset: 0x188


Publish configuration for event POFWARN



4.6.1.9 PUBLISH_SLEEPENTER

Address offset: 0x194


Publish configuration for event SLEEPENTER



4.6.1.10 PUBLISH_SLEEPEXIT

Address offset: 0x198

Publish configuration for event SLEEPEXIT







4.6.1.11 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit r	number			31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Res	Reset 0x00000000			0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	POFWARN			Enable or disable interrupt for event POFWARN
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	SLEEPENTER			Enable or disable interrupt for event SLEEPENTER
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	SLEEPEXIT			Enable or disable interrupt for event SLEEPEXIT
			Disabled	0	Disable
			Enabled	1	Enable

4.6.1.12 INTENSET

Address offset: 0x304


Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	POFWARN			Write '1' to enable interrupt for event POFWARN
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	SLEEPENTER			Write '1' to enable interrupt for event SLEEPENTER
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	SLEEPEXIT			Write '1' to enable interrupt for event SLEEPEXIT
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

4.6.1.13 INTENCLR

Address offset: 0x308

Disable interrupt








Rit n	umber			21 20 20 29 27 26 25 27	1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	ullibei			31 30 23 28 27 20 23 24	
ID					СВ А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
					Description
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	SLEEPENTER			Write '1' to disable interrupt for event SLEEPENTER
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	SLEEPEXIT			Write '1' to disable interrupt for event SLEEPEXIT
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

4.6.1.14 GPREGRET[n] (n=0..1) (Retained)

Address offset: $0x51C + (n \times 0x4)$ This register is a retained register

General purpose retention register



This register is a retained register

4.7 REGULATORS — Regulator control

All system components are powered from the on-chip voltage regulators. These regulators are responsible for converting the voltage supplied on the VDD or VDDH pins to adequate voltages to be used internally.

The available regulators can be configured in multiple ways to accommodate different input voltage ranges. Some modes support sourcing power to external circuitry. The voltage modes that are supported by nRF5340 are listed in the following table.

Voltage mode	Input voltage range	Output voltage range
Normal voltage mode	1.7 V to 3.6 V	-
High voltage mode	2.5 V to 5.5 V	1.8 V to 3.3 V

Table 8: Supported voltage modes

For an overview on the available regulators, see Power supply modes and regulators on page 38.


4.7.1 Normal voltage mode

Normal voltage mode uses the main regulator (VREGMAIN) and the radio regulator (VREGRADIO).

The VREGMAIN and VREGRADIO regulators operate in LDO mode by default. DC/DC mode can be enabled independently for each regulator using VREGMAIN.DCDCEN (Retained) on page 52 and VREGRADIO.DCDCEN (Retained) on page 53 respectively.



When configured as shown in the following figure, nRF5340 enters normal voltage mode. Here both regulators are in DC/DC mode. An external LC filter is required for each regulator in DC/DC mode. If a regulator is only to be used in LDO mode, the inductor for this regulator is not needed. In this mode, the VDDH pin must be connected to VDD, even if the high voltage regulator (VREGH) is not in use.



(*) Inductors required only if DC/DC mode is used

Figure 14: Normal voltage mode

The advantage of using a regulator in DC/DC mode is that the overall power consumption is reduced. This is because the regulator in DC/DC mode has a higher efficiency than in LDO mode. Regulator efficiency in DC/DC mode varies depending on the supply voltage and the current drawn from the regulators.

4.7.2 High voltage mode

High voltage mode uses the main regulator (VREGMAIN), the high voltage regulator (VREGH), and the radio regulator (VREGRADIO).

All regulators operate in LDO mode by default. DC/DC mode can be enabled independently for each regulator using VREGMAIN.DCDCEN (Retained) on page 52, VREGH.DCDCEN (Retained) on page 53, and VREGRADIO.DCDCEN (Retained) on page 53.

When configured as shown in the following figure, nRF5340 enters high voltage mode. Here all three regulators are in DC/DC mode. An external LC filter is required for each of the regulators in DC/DC mode. If a regulator is only to be used in LDO mode, the inductor for this regulator is not needed.






Figure 15: High voltage mode

The advantage of using a regulator in DC/DC mode is that the overall power consumption is reduced. This is because the regulator in DC/DC mode has higher efficiency than when in LDO mode. Regulator efficiency in DC/DC mode varies depending on the supply voltage and the current drawn from the regulators.

4.7.2.1 External circuitry supply

In high voltage mode, the output from VREGH can be used to supply external circuitry from the VDD pin.

As illustrated in High voltage mode on page 49, external circuitry can be powered from the VDD pin. The VDD output voltage is programmed in the register UICR.VREGHVOUT.

The supported output voltage range depends on the supply voltage provided to the VDDH pin. The difference between voltage supplied on the VDDH pin and the voltage output on the VDD pin is defined by the $V_{REGH,DROP}$ parameter in Regulator specifications, VREGH stage on page 54.

Supplying power to external circuitry is allowed in both System OFF and System ON mode.

Note: The maximum allowed current drawn by external circuitry is dependent on the total internal current draw. The maximum current that can be drawn externally from REGH is defined in Regulator specifications, VREGH stage on page 54).

4.7.3 GPIO levels

The GPIO high reference voltage depends on the regulator voltage mode.



In normal voltage mode, the GPIO high level equals the voltage supplied to the VDD pin. In high voltage mode, it equals the level specified in the VREGHVOUT register.

4.7.4 Registers

Base address Domain	n Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
		REGULATORS	:			
0x50004000 0x40004000	ATION REGULATORS	S REGULATORS	US :	NA	Regulator configuration	
		NS				

Table 9: Instances

Register	Offset	Security	Description	
MAINREGSTATUS	0x428		Main supply status	Retained
SYSTEMOFF	0x500		System OFF register	
POFCON	0x510		Power-fail comparator configuration	Retained
VREGMAIN.DCDCEN	0x704		DC/DC enable register for VREGMAIN	Retained
VREGRADIO.DCDCEN	0x904		DC/DC enable register for VREGRADIO	Retained
VREGH.DCDCEN	0xB00		DC/DC enable register for VREGH	Retained

Table 10: Register overview

4.7.4.1 MAINREGSTATUS (Retained)

Address offset: 0x428

This register is a retained register


Main supply status

Note:

Bit n	umber			31 30	29 28	8 27	26 2	5 24	23	22 2	21 2	20 19	9 18	3 17	16	15	14	13	12	11 1	LO :	9 8	7	6	5	4	3 :	2 :	1 0
ID																													Α
Rese	t 0x000	00000		0 0	0 0	0	0	0 0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 (0 (o 0
ID																													
Α	R	VREGH							VR	EGH	l sta	atus																	
			Inactive	0					No	rma	al vo	oltag	ge n	nod	le. '	Volt	tag	e su	ıppl	lied	on	VDI) ar	nd V	'DD	Н.			
			Active	1					Hig	gh vo	olta	ige r	noc	de.	Vol	tag	e sı	upp	liec	l on	VD	DH							

4.7.4.2 SYSTEMOFF

Address offset: 0x500 System OFF register







4.7.4.3 POFCON (Retained)

Address offset: 0x510

This register is a retained register

Power-fail comparator configuration

Bit r	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D D D D B B B B A
Rese	et 0x000	000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	POF			Enable or disable power-fail comparator
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	THRESHOLD			Power-fail comparator threshold setting
			V19	6	Set threshold to 1.9 V
			V20	7	Set threshold to 2.0 V
			V21	8	Set threshold to 2.1 V
			V22	9	Set threshold to 2.2 V
			V23	10	Set threshold to 2.3 V
			V24	11	Set threshold to 2.4 V
			V25	12	Set threshold to 2.5 V
			V26	13	Set threshold to 2.6 V
			V27	14	Set threshold to 2.7 V
			V28	15	Set threshold to 2.8 V
D	RW	THRESHOLDVDDH			Power-fail comparator threshold setting for voltage supply
					on VDDH
			V27	0	Set threshold to 2.7 V
			V28	1	Set threshold to 2.8 V
			V29	2	Set threshold to 2.9 V
			V30	3	Set threshold to 3.0 V
			V31	4	Set threshold to 3.1 V
			V32	5	Set threshold to 3.2 V
			V33	6	Set threshold to 3.3 V
			V34	7	Set threshold to 3.4 V
			V35	8	Set threshold to 3.5 V
			V36	9	Set threshold to 3.6 V
			V37	10	Set threshold to 3.7 V
			V38	11	Set threshold to 3.8 V
			V39	12	Set threshold to 3.9 V
			V40	13	Set threshold to 4.0 V
			V41	14	Set threshold to 4.1 V
			V42	15	Set threshold to 4.2 V


4.7.4.4 VREGMAIN.DCDCEN (Retained)

Address offset: 0x704

This register is a retained register

DC/DC enable register for VREGMAIN






4.7.4.5 VREGRADIO.DCDCEN (Retained)

Address offset: 0x904

This register is a retained register

DC/DC enable register for VREGRADIO




4.7.4.6 VREGH.DCDCEN (Retained)

Address offset: 0xB00

This register is a retained register

DC/DC enable register for VREGH



4.7.5 Electrical specification

4.7.5.1 Recommended operating conditions

Symbol	Description	Min.	Тур.	Max.	Units
V _{DD,POR}	VDD supply voltage needed during power-on reset.	1.75			V
V_{DD}	Normal voltage mode operating voltage.	1.7		3.6	V
V_{DDH}	High voltage mode operating voltage.	2.5		5.5	V



4.7.5.2 Regulator specifications, VREGH stage

Symbol	Description	Min.	Тур.	Max.	Units
V _{DDOUT}	VDD output voltage.	1.8		3.3	V
V _{DDOUT,ERR}	VDD output voltage error (deviation from setting in).	-10		+5	%
I _{EXT,OFF}	External current draw ¹ allowed in high voltage mode			1	mA
	(supply on VDDH) during System OFF.				
I _{EXT,DCDC}	External current draw ¹ allowed in High Voltage mode			7	mA
	(supply on VDDH) when VREGMAIN and VREGRADIO are				
	in DC/DC mode. Assumes worst-case power consumption				
	from both cores ² , and at the lowest VDD output voltage				
	setting.				
I _{EXT,LDO}	External current draw ¹ allowed in High Voltage mode			1	mA
	(supply on VDDH) when when VREGMAIN and VREGRADIO				
	are in LDO mode. Assumes worst-case power consumption				
	from both cores ² , and at the lowest VDD output voltage				
	setting.				
$V_{REGH,DROP}$	Required difference between input voltage (VDDH) and			0.3	V
	output voltage (VDD, configured in VREGHVOUT on page				
	126), VDDH > VDD				

4.7.5.3 Regulator startup times

Symbol	Description	Min.	Тур.	Max.	Units
t _{RISE,VREGHOUT}	VREGH output (VDD) rise time after VDDH reaches				
	minimum VDDH supply voltage				
t _{RISE,VREGHOUT,10us}	VDDH rise time 10 μs		0.2	1.6	ms
$t_{\text{RISE,VREGHOUT,10ms}}$	VDDH rise time 10 ms		5		ms
t _{RISE,VREGHOUT,50ms}	VDDH rise time 50 ms	30	50	80	ms

54

NORDIC"

 $^{^{1}\,}$ External current draw is defined as the sum of all GPIO currents and the current being drawn from VDD.

In practice, the maximum external current draw is limited by the maximum output current of VREGH, subtracting the actual current being drawn from VDD.

4.7.5.4 Power-fail comparator

Symbol	Description	Min.	Тур.	Max.	Units
V _{POF,NV}	Nominal power level warning thresholds (falling supply		1.7	2.8	V
	voltage) in normal voltage mode (supply on VDD). Levels				
	are configurable between min. and max. in increments of				
	100 mV.				
$V_{POF,HV}$	Nominal power level warning thresholds (falling supply		2.7	4.2	V
	voltage) in high Voltage mode (supply on VDDH). Levels are				
	configurable between min. and max. in increments of 100				
	mV.				
V_{POFTOL}	Threshold voltage tolerance (applies in both normal voltage	-5		+5	%
	mode and high voltage mode).				
$V_{POFHYST}$	Threshold voltage hysteresis (applies in both normal voltage	40	50	60	mV
	mode and high voltage mode).				
$V_{BOR,OFF}$	Brownout reset voltage range System OFF mode. Brownout	1.54		1.64	V
	only applies to the voltage on VDD.				
$V_{BOR,ON}$	Brownout reset voltage range System ON mode. Brownout	1.57		1.63	V
	only applies to the voltage on VDD.				

4.8 USBREG — USB regulator control

The USB peripheral has its own voltage regulator. When using the USB peripheral, a 5 V USB supply needs to be provided on the VBUS pin.

The USB peripheral has a dedicated internal voltage regulator for converting the VBUS supply to 3.3 V to be used by the USB signalling interface (D+ and D- lines, and pull-up on D+). The rest of the USB peripheral (USBD) is supplied through the main supply like other on-chip features. As a consequence, both VBUS and combinations of VDDH and VDD are required for USB peripheral operation. For details on configuring the main supplies, see Power supply modes and regulators on page 38.

When VBUS rises into its valid range, the software is notified through the USBDETECTED event. The USBREMOVED event is sent when VBUS goes below its valid range. Use these events to implement the USBD startup sequence described in USBD power-up sequence on page 694.

When VBUS rises into its valid range while the device is in System OFF, the device resets and transitions to System ON mode. The RESETREAS register will have the VBUS bit set to indicate the source of the wakeup.

See VBUS detection specifications on page 60 for the voltage level where events are sent ($V_{BUS,DETECT}$ and $V_{BUS,REMOVE}$) or where the system causes a wakeup from System OFF ($V_{BUS,DETECT}$).

When the USBD peripheral is enabled through the ENABLE register and VBUS is detected, the regulator is turned on. A USBPWRRDY event is sent when the regulator's worst case settling time has elapsed, indicating to the software that it can enable the USB pull-up to signal a USB connection to the host.

The software can read the state of the VBUS detection and regulator output readiness at any time through the USBREGSTATUS register.






Figure 16: USB voltage regulator

To ensure stability, the input and output of the USB regulator need to be decoupled with a suitable decoupling capacitor C_{VBUS} . See Reference circuitry on page 792 for the recommended values.

4.8.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
		USBREGULAT	TOR:			
0x50037000 APPLICATIO	ON USBREG	S USBREGULAT	US FOR :	NA	USB regulator control	
		NS				

Table 11: Instances


Register	Offset	Security	Description
EVENTS_USBDETECTED	0x100		Voltage supply detected on VBUS
EVENTS_USBREMOVED	0x104		Voltage supply removed from VBUS
EVENTS_USBPWRRDY	0x108		USB 3.3 V supply ready
PUBLISH_USBDETECTED	0x180		Publish configuration for event USBDETECTED
PUBLISH_USBREMOVED	0x184		Publish configuration for event USBREMOVED
PUBLISH_USBPWRRDY	0x188		Publish configuration for event USBPWRRDY
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
USBREGSTATUS	0x400		USB supply status

Table 12: Register overview

4.8.1.1 EVENTS_USBDETECTED

Address offset: 0x100

Voltage supply detected on VBUS



4.8.1.2 EVENTS_USBREMOVED


Address offset: 0x104

Voltage supply removed from VBUS

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	EVENTS_USBREMOVED			Voltage supply removed from VBUS
			NotGenerated	0	Event not generated
			Generated	1	Event generated

4.8.1.3 EVENTS_USBPWRRDY

Address offset: 0x108 USB 3.3 V supply ready



4.8.1.4 PUBLISH_USBDETECTED

Address offset: 0x180

Publish configuration for event USBDETECTED


Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event USBDETECTED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

4.8.1.5 PUBLISH_USBREMOVED

Address offset: 0x184

Publish configuration for event USBREMOVED





4.8.1.6 PUBLISH_USBPWRRDY

Address offset: 0x188

Publish configuration for event USBPWRRDY

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		
ID				В	A A A A A A A		
Rese	t 0x000	00000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
ID							
Α	RW	CHIDX		[2550]	DPPI channel that event USBPWRRDY will publish to.		
В	RW	EN					
			Disabled	0	Disable publishing		
			Enabled	1	Enable publishing		

4.8.1.7 INTEN

Address offset: 0x300


Enable or disable interrupt

Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Res	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	USBDETECTED			Enable or disable interrupt for event USBDETECTED
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	USBREMOVED			Enable or disable interrupt for event USBREMOVED
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	USBPWRRDY			Enable or disable interrupt for event USBPWRRDY
			Disabled	0	Disable
			Enabled	1	Enable

4.8.1.8 INTENSET

Address offset: 0x304

Enable interrupt



......



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	USBREMOVED			Write '1' to enable interrupt for event USBREMOVED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	USBPWRRDY			Write '1' to enable interrupt for event USBPWRRDY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

4.8.1.9 INTENCLR

Address offset: 0x308

Disable interrupt

D:+				24 20 20 20 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit number 313				31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	USBDETECTED			Write '1' to disable interrupt for event USBDETECTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	USBREMOVED			Write '1' to disable interrupt for event USBREMOVED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	USBPWRRDY			Write '1' to disable interrupt for event USBPWRRDY
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

4.8.1.10 USBREGSTATUS

Address offset: 0x400 USB supply status



Bit n	umber			31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ВА
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	R	VBUSDETECT			VBUS input detection status (USBDETECTED and
					USBREMOVED events are derived from this information)
			NoVbus	0	VBUS voltage below valid threshold
			VbusPresent	1	VBUS voltage above valid threshold
В	R	OUTPUTRDY			USB supply output settling time elapsed
			NotReady	0	USBREG output settling time not elapsed
			Ready	1	USBREG output settling time elapsed (same information as
					USBPWRRDY event)

4.8.2 Electrical specification

4.8.2.1 USB operating conditions

Symbol	Description	Min.	Тур.	Max.	Units
V _{BUS}	Supply voltage on VBUS pin	4.35	5	5.5	V
V_{DPDM}	Voltage on D+ and D- lines	VSS - 0.	3	V _{USB33} +	V
				0.3	

4.8.2.2 USB regulator specifications

Symbol	Description	Min.	Тур.	Max.	Units
I _{USB,QUIES}	USB regulator quiescent current drawn from VBUS (USBD		170		μΑ
	enabled)				
t _{USBPWRRDY}	Time from USB enabled to USBPWRRDY event triggered,		1		ms
	V _{BUS} supply provided				
V _{USB33}	On voltage at the USB regulator output (DECUSB pin)	3.0	3.3	3.6	V
R _{SOURCE,VBUS}	Maximum source resistance on VBUS, including cable			6 ³	Ω
C _{DECUSB}	Decoupling capacitor on the DECUSB pin	2.35	4.7	5.5	μF

4.8.2.3 VBUS detection specifications

Symbol	Description	Min.	Тур.	Max.	Units
$V_{BUS,DETECT}$	Voltage at which rising VBUS gets reported by	3.4	4.0	4.3	V
	USBDETECTED				
$V_{\text{BUS},\text{REMOVE}}$	Voltage at which decreasing VBUS gets reported by	3.0	3.6	3.9	V
	USBREMOVED				

4.9 VREQCTRL — Voltage request control

The VREQCTRL can request additional voltage on the VREGRADIO regulated supply to support +3 dBm TX power on RADIO.

Setting the VREGRADIO.VREQH register will request high voltage. The request is active until the register is cleared. Status register VREGRADIO.VREQHREADY indicates when the regulator has changed to high voltage.



³ When VDDH is not connected to VBUS.

4.9.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x41004000 NETWORK	VREQCTRL	VREQCTRL	NS	NA	Voltage request control	

Table 13: Instances

Register	Offset	Security	Description	
VREGRADIO.VREQH	0x500		Request high voltage on RADIO	Retained
			After requesting high voltage, the user must wait until VREQHREADY is set to Ready	
VREGRADIO.VREQHREADY	0x508		High voltage on RADIO is ready	

Table 14: Register overview


4.9.1.1 VREGRADIO.VREQH (Retained)

Address offset: 0x500

This register is a retained register

Request high voltage on RADIO


After requesting high voltage, the user must wait until VREQHREADY is set to Ready



4.9.1.2 VREGRADIO.VREQHREADY

Address offset: 0x508

High voltage on RADIO is ready



4.10 RESET — Reset control

A reset in the system is triggered by either a system-level or core-level reset source.

A system-level reset will reset all cores. Power-on reset, brownout reset, and pin reset are examples of a system-level reset. A core-level reset, such as a soft reset or a lockup, will reset either the entire core or only part of it. The different reset sources in the system are illustrated in the following figure.








Figure 17: Reset sources

After a system-level reset, the application core will start up on its own. The network core is not automatically started, but can be started by the application core CPU, see Network Force-OFF on page 63.

After a reset has occurred, the register RESETREAS on page 66 can be read to determine which source generated the reset. Each core has its own RESETREAS register. System-level and application core reset sources are also available in the network core's RESETREAS register, unless otherwise noted.

4.10.1 Power-on reset

The power-on reset (POR) generator initializes the system when the VDD supply voltage is above the power-on threshold. This also applies in high voltage mode, where the VDD supply voltage is provided by the high voltage regulator (VREGH).

The system is held in a reset state until the supply has reached the minimum operating voltage, and the internal voltage regulators have started. After a power-on reset, the application core is started while the network core is held in reset, see Network Force-OFF on page 63.

4.10.2 Pin reset

A pin reset is generated when the physical reset pin on the device is asserted.

Similar to a power-on reset, the application core is started after the reset pin is deasserted. The network core is held in reset, see Network Force-OFF on page 63.

The reset pin has an internal pull-up resistor with the same resistance as GPIO pull-ups, see GPIO — General purpose input/output on page 220.

NORDIC*

4.10.3 Brownout reset

The brownout reset (BOR) generator puts the system in reset state if the VDD supply voltage drops below the brownout reset threshold. This also applies in high voltage mode, where the VDD supply voltage is provided by the high voltage regulator (VREGH).

Similar to a power-on reset, the application core is started after BOR is deasserted while the network core is held in reset, see Network Force-OFF on page 63.

4.10.4 Wakeup from System OFF mode reset

The device is reset when it wakes up from System OFF mode.

Similar to a power-on reset, the application core is started while the network core is held in reset, see Network Force-OFF on page 63.

If the device is in Debug Interface mode, the debug acces port (DAP) is not reset after a wakeup from System OFF. For more information, see Debug and trace on page 746.

4.10.5 Soft reset

Soft reset is generated when the SYSRESETREQ bit of the application interrupt and reset control register (AIRCR) in the Arm core of the application and network cores is set. For more information, see Arm documentation.

When the application core performs a soft reset, the network core is held in reset, see Network Force-OFF on page 63. A soft reset in the network core will only cause the network core to reset.

A soft reset can also be generated using the RESET on page 761 register in the associated CTRL-AP.

4.10.6 Watchdog timer reset

A watchdog timer (WDT) reset is generated when the watchdog timer times out.

Each core has its own WDT instance. When the application core gets a WDT reset, the network core is held in reset, see Network Force-OFF on page 63. A WDT reset in the network core will only cause the network core to reset. The reset target depends on the core where WDT is instantiated.

Note: Because the network core WDT reset is local for the network core, the application core is not aware of WDT timing out in the network core. Notifying the application core is possible. One way is to check the register RESETREAS on page 66 for WDT flags and report the error through interprocessor communication (IPC).

For more information about WDT, see WDT — Watchdog timer on page 738. More information about IPC is available in IPC — Interprocessor communication on page 265.

4.10.7 Network Force-OFF

The application core can force the network core off.

The application core can hold the network core in Force-OFF mode, using register NETWORK.FORCEOFF on page 68.

Application core resets implicitly result in the network core being held in Force-OFF. The network core will be held in Force-OFF until the application core releases it using the NETWORK.FORCEOFF register.

For details on how to use this mode, see Force-OFF mode on page 24.



4.10.8 Retained registers

A retained register is one that retains its value in System OFF and/or Force-OFF modes and when reset, depending on the reset source. See individual peripheral chapters for information about which registers are retained for the various peripherals.

4.10.9 Application core reset behavior

Application core reset behavior depends on the reset source.

Any reset in the application core will cause a network core Force-OFF, triggering the FORCEOFF reset source in the network core. For more information, see Network Force-OFF on page 63.

In System OFF mode, the watchdog timer is not running and there is no CPU lockup possible. RAM may be fully or partially retained, depending on RAM retention settings in VMC — Volatile memory controller on page 735.

If the device is in Debug Interface mode, the debug components will not be reset. Additionally, CPU lockup will not generate a reset. See Debug and trace on page 746 for more information about the different debug components in the system.

Application core reset targets and their reset sources are summarized in the following table.

An 'x' in the table means that the specific module is reset.

Reset source			Reset	Reset target			
neset source	CPU	Network core	Debug	RAM	WDT	RESETREAS	
CPU lockup	х	x					
Soft reset	X	x					
Wakeup from System OFF mode reset	х	x	х	x ⁴	х		
Watchdog timer reset	х	x	х	x	x		
Pin reset	X	x	X	x	х		
Brownout reset	х	x	х	x	х	x	
Power-on reset	X	x	X	x	х	x	
NETWORK.FORCEOFF		x					

Table 15: Application core reset targets and their reset sources

Note: RAM is never reset, but depending on the reset source, its content may be corrupted.

Some retained registers may have a different reset behavior, as shown in the following table.



⁴ Depending on RAM retention settings.

An 'x' in the table means that the specific module is reset.

			Reset target		
Reset source	Regular peripheral	SPU	GPIO	REGULATORS,	POWER.GPREGRET
	registers			OSCILLATORS	
CPU lockup	х	х	x ⁵		
Soft reset	x	x	x ⁵		
Wakeup from System OFF mode reset	х				
Watchdog timer reset	x	x	x	x	
Pin reset	X	х	x	x	
Brownout reset	x	x	x	x	x
Power-on reset	х	х	х	x	x

Table 16: Application core reset behavior for retained registers

4.10.10 Network core reset behavior

Network core reset behavior depends on the reset source.

In System OFF mode, or when the network core is held in Force-OFF, the watchdog timer is not running and there is no CPU lockup possible. RAM may be fully or partially retained, depending on RAM retention settings in VMC — Volatile memory controller on page 735.

If the device is in Debug Interface mode, the debug components will not be reset. Additionally, CPU lockup will not generate a reset. See Debug and trace on page 746 for more information about the different debug components in the system.

Any reset in the application core will cause a network core force off, triggering the network FORCEOFF reset source in the following table. For more information, see Network Force-OFF on page 63.

An 'x' in the table means that the specific module is reset. Pin reset, brownout reset, and power-on reset are system level reset sources with the network core and application core having the same behavior, see Application core reset behavior on page 64.

Reset source	Reset target	Reset target								
reset source	СРИ	RAM	WDT	RESETREAS						
CPU lockup	х									
Soft reset	х									
Network FORCEOFF	х	x ⁶	x							
Application Watchdog timer reset	х	x	x							
Local Watchdog timer reset	х	x	х							

Table 17: Network core reset target sources

Note: RAM is never reset, but its content may be corrupted depending on the reset source.

Some retained registers may have a different reset behavior, as shown in following table.



Except MCUSEL field, the MCUSEL register of the GPIO peripheral is not reset for CPU lockup and Soft reset.

 $^{^{\}rm 6}~$ Depending on RAM retention settings.

An 'x' in the table means that the specific module is reset. Pin reset, brownout reset, and power-on reset are system level reset sources with the network core and application core having the same behavior, see Application core reset behavior on page 64.

Reset source	Reset target	Reset target								
neset source	Regular peripheral registers	GPIO	POWER.GPREGRET							
CPU lockup	х	x ⁷								
Soft reset	x	x ⁷								
Network FORCEOFF	x									
Application Watchdog timer reset	x	x								
Local Watchdog timer reset	X	x								

Table 18: Network core reset behavior for retained registers

4.10.11 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration		
0x50005000		RESET : S				Not supported: LSREQ,		
	TON RESET		US	NA	Reset control and status	LLOCKUP, LDOG, MRST,		
0x40005000		KESET : NS	SET : NS					
0x41005000 NETWOR	K RESET	RESET	NS	NA	Reset status	Not supported:		
						NETWORK.FORCEOFF		

Table 19: Instances

Register	Offset	Security	Description
RESETREAS	0x400		Reset reason
NETWORK.FORCEOFF	0x614		Force network core off

Table 20: Register overview

4.10.11.1 RESETREAS

Address offset: 0x400

Reset reason

Unless cleared, the RESETREAS register will be cumulative. A field is cleared by writing 1 to it. Multiple fields can be cleared at the same time by writing a value with several of the fields set to 1.

Bit n	umber			31 30 2	29 28	27 26	25 2	4 23	3 22 :	21 20	0 19	18 17	7 16	15	14 13	12 1	111	0 9	8	7 (5 5	4	3	2 1	1 0
ID						Q P	0 1	N M	1			K J	1							Н	3 F	Е	D	C E	3 A
Rese	et 0x000	00000		0 0	0 0	0 0	0 0	0	0	0 0	0	0 0	0	0	0 0	0	0 (0 0	0	0 (0	0	0	0 (0 (
ID																									
Α	RW	RESETPIN						Re	eset	from	pin	rese	t de	tect	ed										
			NotDetected	0				No	lot de	etect	ed														
			Detected	1				De	etec	ted															
В	RW	DOG0						Re	eset	from	app	olicati	on	wat	hdo	g tim	er () det	ecte	d					
			NotDetected	0				No	lot de	etect	ed														
			Detected	1				De	etec	ted															
С	RW	CTRLAP						Re	eset	from	арр	olicati	on	CTR	L-AP	dete	cte	t							
			NotDetected	0				No	lot de	etect	ed														


⁷ MCUSEL settings are kept.

4406_640 v1.1

66 NORDIC

	umber				4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				QPOI	NM KJI HGFEDCBA
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W	Field	Value ID	Value	Description
			Detected	1	Detected
D	RW	SREQ			Reset from application soft reset detected
			NotDetected	0	Not detected
			Detected	1	Detected
Е	RW	LOCKUP			Reset from application CPU lockup detected
			NotDetected	0	Not detected
			Detected	1	Detected
F	RW	OFF			Reset due to wakeup from System OFF mode when wakeup
					is triggered by DETECT signal from GPIO
			NotDetected	0	Not detected
			Detected	1	Detected
G	RW	LPCOMP			Reset due to wakeup from System OFF mode when wakeup
					is triggered by ANADETECT signal from LPCOMP
			NotDetected	0	Not detected
			Detected	1	Detected
Н	RW	DIF			Reset due to wakeup from System OFF mode when wakeup
					is triggered by entering the Debug Interface mode
			NotDetected	0	Not detected
			Detected	1	Detected
I	RW	LSREQ			Reset from network soft reset detected
					Function present only in network core
			NotDetected	0	Not detected
			Detected	1	Detected
J	RW	LLOCKUP			Reset from network CPU lockup detected
					Function present only in network core
			NotDetected	0	Not detected
			Detected	1	Detected
K	RW	LDOG	Detected	-	Reset from network watchdog timer detected
		1000			reset non-network waterlass times detected
					Function present only in network core
			NotDetected	0	Not detected
			Detected	1	Detected
М	RW	MFORCEOFF			Force-OFF reset from application core detected
					Function present only in network core
			NotDetected	0	Not detected
			Detected	1	Detected
N	RW	NFC			Reset after wakeup from System OFF mode due to NFC
					field being detected
			NotDetected	0	Not detected
			Detected	1	Detected
0	RW	DOG1			Reset from application watchdog timer 1 detected
			NotDetected	0	Not detected
			Detected	1	Detected
Р	RW	VBUS			Reset after wakeup from System OFF mode due to VBUS
					rising into valid range
			NotDetected	0	Not detected
			Detected	1	Detected
Q	RW	LCTRLAP			Reset from network CTRL-AP detected
					Function present only in network core
			NotDetected	0	Not detected






4.10.11.2 NETWORK.FORCEOFF

Address offset: 0x614

Force network core off

Function present only in application core



4.10.12 Electrical specification

4.10.12.1 Application core startup times

Symbol	Description	Min.	Тур.	Max.	Units
t _{POR}	Time in power-on reset after supply reaches minimum			••	
	operating voltage, depending on supply rise time.				
t _{POR,10us}	VDD rise time 10 μs		0.7	1.0	ms
t _{POR,10ms}	VDD rise time > 10 ms		0		ms
t _{PINR}	Reset time when using pin reset, depending on pin				
	capacitance				
t _{PINR,500nF}	500 nF capacitance at reset pin		13	40	ms
t _{PINR,10uF}	10 μF capacitance at reset pin		260	800	ms
t _{R2ON}	Time from reset to ON (CPU execute)		t _{POR} +		
			t_{PINR}		
t _{OFF2ON,NM}	Time from OFF to CPU execute when in normal voltage		38		μs
	mode (supply on VDD)				
t _{OFF2ON,LDO,HV}	Time from OFF to CPU execute when in high voltage mode		38		μs
	(supply on VDDH) and VREGH using LDO regulator				
t _{OFF2ON,DCDC,HV}	Time from OFF to CPU execute when in high voltage mode		38		μs
	(supply on VDDH) and VREGH using DC/DC regulator				
t _{IDLE2CPU}	Time from IDLE to CPU execute		23		μs
$t_{IDLE2CPU,CONSTLAT}$	Time from IDLE to CPU execute in constant latency		10		μs
	submode				
t _{EVTSET,CL1}	Time from HW event to PPI event in Constant Latency		62.5		ns
	System ON mode				
t _{EVTSET,CL0}	Time from HW event to PPI event in Low-Power System ON		62.5		ns
	mode				



4.10.12.2 Network core startup times

Symbol	Description	Min.	Тур.	Max.	Units
t _{NET,EVTSET,CL1}	Time from HW event to PPI event in Constant Latency		62.5		ns
	System ON mode				
t _{NET,EVTSET,CLO}	Time from HW event to PPI event in Low-Power System ON		62.5		ns
	mode				
t _{NET,IDLE2CPU}	Time from IDLE to CPU execute		15		μs
t _{NET,IDLE2CPU} ,CONST	TLAT Time from IDLE to CPU execute in constant latency		7		μs
	submode				
t _{FO2ON,NET64}	Time for network core from OFF to CPU execute after		20		μs
	NETWORK.FORCEOFF is released				

4.11 CLOCK — Clock control

The clock control system can source the system clocks from a range of internal or external high and low frequency oscillators, and distribute them to peripherals and modules based on their individual requirements. Clock distribution is automated and grouped independently by module to limit current consumption in unused branches of the clock tree.

Each core subsystem has its own clock control system that is responsible for requesting resources from the power and clock subsystem.




Figure 18: Clock control

The power and clock subsystem secures glitch-free switching from one clock source to another. This applies to all clock sources.

Note: Registers INTEN on page 85, INTENSET on page 85, and INTENCLR on page 86 are the same registers (at the same address) as the corresponding registers in POWER.

4.11.1 HFCLK controller

Each core has a number of high frequency clock (HFCLK) control instances. Each instance distributes one or more clocks to the core.



The following table lists the core clocks that are available.

Core clock	Description
HCLK128M	Scalable 128 MHz CPU clock for the application core
HCLK64M	64 MHz CPU clock for the network core
PCLK192M	Scalable 192 MHz clock for QSPI
PCLK64M	64 MHz peripheral clock
PCLK48M	48 MHz clock for USB
PCLK32M	32 MHz peripheral clock
PCLK16M	16 MHz peripheral clock
ACLK	11.289 MHz or 12.288 MHz tunable audio peripheral clock

Table 21: Core clocks

The HFCLK clocks sourced from the power and clock subsystem to the HFCLK control instances are the following:

HFCLK clock	Description
HFCLK128M	128 MHz HFCLK clock
HFCLK64M	64 MHz HFCLK clock
HFCLK192M	192 MHz HFCLK clock
HFCLKAUDIO	Audio HFCLK clock

Table 22: HFCLK clocks for HFCLK control instances

In order to generate the HFCLK clocks, the following HFCLK sources are available:

- 192 MHz/128 MHz/64 MHz internal oscillator (HFINT)
- 32 MHz crystal oscillator (HFXO), optionally using built-in capacitors as described in OSCILLATORS Oscillator control on page 94

See Clock control on page 69 for more information.

CPUs, peripherals, and other system components within a core will automatically request clocks from its corresponding local HFCLK control. The HFCLK control passes the request to the power and clock subsystem and, once the clocks are running, distributes them to the components within the core.

When HFCLK control requests within a core are stopped, the HFCLK control will stop requesting clock from the power and clock subsystem. For example, when the CPU enters sleep or when peripherals have completed their tasks. If there are no HFCLK control requests from any core, the power and clock subsystem will automatically stop the clock.

When the system enters System ON mode, and a HFCLK clock is requested, the relevant HFINT will be used as the HFCLK source. When requests for the clock are stopped, the HFINT will automatically stop.

HFCLK clocks are only available to the HFCLK controllers when the system is in System ON mode.

It is possible to have a HFCLK source running before being started by the relevant clock request (for instance, the HFCLK source is kept running during sleep). This gives shorter start-up time but causes increased power consumption. Starting the HFXO is needed when crystal clock accuracy is required.



The HFCLK source selected in register HFCLKSRC on page 90 is started by triggering the HFCLKSTART task

The source for the HFCLK128M/HFCLK64M clocks can be configured at any time (for instance, when the HFCLK has already been started). The content of the HFCLKSRC register only takes effect when the HFCLKSTART task is triggered.

The event HFCLKSTARTED is generated when the HFCLKSTART task is triggered, the oscillator is started, and the frequency is stabilized.

The HFCLK source selected in register HFCLK192MSRC on page 92 is started by triggering the HFCLK192MSTART task.

The source for the HFCLK192M clock can be configured at any time (for instance, when the HFCLK has already been started). The content of the HFCLK192MSRC register only takes effect when the HFCLK192MSTART task is triggered.

The event HFCLK192MSTARTED is generated when the HFCLK192MSTART task is triggered, the oscillator is started, and the frequency stabilized.

HFCLKAUDIO requires HFXO, so when triggering the HFCLKAUDIOSTART task, this always starts the HFXO.

The event HFCLKAUDIOSTARTED is generated when the HFCLKAUDIOSTART task is triggered, the oscillator is started, and the frequency stabilized.

It is possible to trigger a new START task after one has already been triggered, and before the corresponding STARTED event is generated. In this case, only one STARTED event will be generated, corresponding to the last triggered START task. Triggering a START task after the STARTED event from a previous triggered START task is generated, will generate a new STARTED event.

Time from a START task to the corresponding STARTED event may differ depending on whether the HFCLK source is already running or in the process of starting. The amount of time before a STARTED event may vary when a different HFCLK source is configured before triggering a new START task.

When the clock control system switches from HFINT source to HFXO source, the HFXO becomes active. The startup time is programmable, enabling the use of different types of crystal oscillators (e.g. standard crystals that may have different startup times). The HFXO startup time is given as the sum of the following:

- HFXO power-up time, as specified in 32 MHz crystal oscillator (HFXO) on page 98.
- HFXO count time, as specified in HFXOCNT on page 127.

The HFXO must be selected and started in order to do the following:

- Use RADIO
 - The network domain HFCLKSTART task is used
- Enable USBD to respond to USB traffic
 - The application domain HFCLK192MSTART is used
- Set NFCT to activated state
 - The application domain HFCLKSTART task is used
- Improve SAADC performance by reducing clock jitter
 - The application domain HFCLKSTART task is used

Each HFCLK control can request the HFXO source independently from one another via the corresponding START task. This ensures that each core and peripheral will have access to a high accuracy clock when needed. Core clocks that originate from the same HFCLK clock will also have the same HFCLK source. This means that parts of the core that have not requested the HFXO may get a clock that is more accurate than expected, but not the other way around.





All cores that have requested a HFCLK source to start by triggering a START task must also request it to stop by triggering the corresponding STOP task (see HFCLKSTOP, HFCLK192MSTOP, and HFCLKAUDIOSTOP tasks) before the power and clock subsystem will stop it.

HFCLK source(s) will stop when all corresponding STOP tasks have been triggered and there are no requests for HFCLK clock(s) from the system.

Triggering a HFCLK STOP task is required only if the corresponding HFCLK START task has been triggered before. When a HFCLK START task is triggered, it is possible to trigger again the same HFCLK START task without triggering the corresponding HFCLK STOP task in between.

4.11.1.1 Application core frequency scaling

The application core clocks can be scaled from their respective HFCLK clocks.

The application core clock HCLK128M can at any time be scaled from the HFCLK128M clock using the HFCLKCTRL register.

The HCLK192M clock can be scaled from the HFCLK192M clock using the HFCLK192MCTRL register.

Note: Settings Div1 and Div2 in HFCLK192MCTRL register will result in increased power consumption.

The ACLK audio clock cannot be scaled from the HFCLKAUDIO clock. Instead, its frequency can be configured in the relevant peripherals. Refer to Audio oscillator on page 72 for more information on audio clock and related peripherals.

Note: It is possible to scale the application core clocks at any time, for instance when a clock has already has been started, without having to stop it first.

4.11.1.2 32 MHz crystal oscillator (HFXO)

The 32 MHz crystal oscillator (HFXO) is controlled by a 32 MHz external crystal, see OSCILLATORS — Oscillator control on page 94.

4.11.1.3 Audio oscillator

The audio oscillator generates clock frequencies suitable for audio applications.

The audio oscillator has the following features:

- Adjustable frequency with 3.3 ppm resolution in two frequency bands 11.176 MHz to 11.402 MHz, and 12.165 MHz to 12.411 MHz
- · Low jitter, suitable for audio applications
- Always uses the HFXO

The HFCLKAUDIO clock generated by the audio oscillator is suitable for use as the source clock in the I²S and PDM audio peripherals. In order to use this clock, it must be selected in the corresponding configuration registers in these peripherals. It is required to trigger the HFCLKAUDIOSTART task before it is used. To stop the HFCLKAUDIO clock, the HFCLKAUDIOSTOP task must be triggered. After triggering this task, the oscillator will be kept running as long as a peripheral is using it.

In applications where the audio data is arriving asynchronously to on-chip clocks, the frequency can be adjusted to stay in sync with the sender. The frequency can be configured in register HFCLKAUDIO.FREQUENCY on page 91 using one of the following equations.

$$f_{out} = \frac{32M}{12}(4 + HFCLKAUDIO.FREQUENCY \cdot 2^{-16})$$

Figure 19: Calculating audio frequency f_{out} from register value



$HFCLKAUDIO.FREQUENCY = 2^{16}(\frac{12 \cdot f_{out}}{32M} - 4)$

Figure 20: Calculating register value from audio frequency f_{out}

The acceptable HFCLKAUDIO.FREQUENCY register value ranges for the two frequency bands are listed in the following table.

When switching between the two frequency ranges, the peripherals must be stopped.

Frequency band	Register value and frequency											
	Min	Center	Max									
11.176 MHz to 11.402 MHz	12519	15298	16068									
	(11.176 MHz)	(11.289 MHz)	(11.402 MHz)									
12.165 MHz to 12.411 MHz	36834	39854	42874									
	(12.165 MHz)	(12.288 MHz)	(12.411 MHz)									

Table 23: HFCLKAUDIO.FREQUENCY register ranges

4.11.1.4 Overriding the automatic HFCLK control system

Overriding the automatic clock control system is possible to ensure a HFCLK clock is started and kept running, even if not requested.

This can be used to avoid associated HFCLK clock start-up times and have the highest clock accuracy after wake-up from sleep.

The register HFCLKALWAYSRUN on page 91 can override the automatic clock control system for the HFCLK128M/HFCLK64M clocks. This override is initiated by performing the following steps:

- 1. Set HFCLKSRC.SRC to select the HFCLK source.
- 2. Set HFCLKALWAYSRUN.ALWAYSRUN.
- **3.** Trigger the HFCLKSTART task.

The register HFCLK192MALWAYSRUN on page 93 can override the automatic clock control system for the HFCLK192M clock. This override is initiated by performing the following steps:

- 1. Set HFCLK192MSRC.SRC to select the HFCLK source.
- 2. Set HFCLK192MALWAYSRUN.ALWAYSRUN.
- 3. Trigger the HFCLK192MSTART task.

Registers HFCLKSRC/HFCLK192MSRC and HFCLKALWAYSRUN/HFCLK192MALWAYSRUN can be written at any time, but are only activated by the START task.

The register HFCLKAUDIOALWAYSRUN on page 92 can override the automatic clock control system for the HFCLKAUDIO clock. The override is initiated by performing the following steps:

- 1. Set HFCLKAUDIOALWAYSRUN.ALWAYSRUN.
- 2. Trigger the HFCLKAUDIOSTART task.

Note: In this case, the HFCLK source is always the HFXO.

Register HFCLKAUDIOALWAYSRUN can be written at any time, but is only activated by the START task.



4.11.2 LFCLK controller

Each core has a number of low frequency clock (LFCLK) control instances. Each instance distributes one or more clocks to the core.

The LFCLK control instance in each core distributes the 32.768 kHz PCLK32KI peripheral clock to its corresponding core. The LFCLK clock is sourced from the power and clock subsystem to each LFCLK control instance.

In order to generate the LFCLK clock, the LFCLK controller uses the following LFCLK sources:

- 32.768 kHz RC oscillator (LFRC)
- 32.768 kHz crystal oscillator (LFXO)
- 32.768 kHz synthesized from HFCLK (LFSYNT)

For an illustration of the clock sources, see Clock control on page 69.

The LFCLK controller and all LFCLK sources are switched off in System OFF mode.

When peripherals require the PCLK32KI clock, such as RTC — Real-time counter on page 504 and WDT — Watchdog timer on page 738, the LFCLK control will automatically request the LFCLK clock to the power and clock subsystem. The default LFCLK source is the LFRC.

When LFCLK control requests are stopped, LFCLK will stop requesting clock from the power and clock subsystem. If there are no LFCLK control requests from other cores, the power and clock subsystem will automatically stop the LFCLK clock and the LFRC source.

The LFCLK source may also be started by triggering the LFCLKSTART task. The LFCLK source is configured by selecting the preferred LFCLK source in register LFCLKSRC on page 90. Once selected, the LFCLK source will be started by triggering the LFCLKSTART task.

The LFCLK source can be configured at any time (for instance, when the LFCLK has already been started). The content of the LFCLKSRC register only takes effect when the LFCLKSTART task is triggered.

Note: Automatic requests of the LFCLK clock will ignore the value in LFCLKSRC and use LFRC as source, unless the LFCLK source is started by triggering the LFCLKSTART start. In this case, the LFCLK source will correspond to the value in LFCLKSRC when the LFCLKSTART start was last triggered.

The LFCLKSTARTED event will be generated after the LFCLKSTART task has been triggered and the LFCLK source has started. Triggering a LFCLKSTART task before the LFCLKSTARTED event from a previous LFCLKSTART task is generated will only generate one LFCLKSTARTED event. Triggering a LFCLKSTART task after a LFCLKSTARTED event is generated will generate a new LFCLKSTARTED event.

The LFCLK clock is stopped when nothing requests it, e.g. RTC — Real-time counter on page 504 and WDT — Watchdog timer on page 738 are stopped, and the LFCLKSTOP task is triggered. This must be done for all cores. Triggering the LFCLKSTOP task is required only if the LFCLKSTART task has been triggered before.

When the LFCLKSTART task is triggered, it is possible to trigger a new LFCLKSTART task without triggering a LFCLKSTOP task in between.

If the LFXO is selected as the LFCLK source, the LFCLK clock will initially start running from the LFRC while the LFXO is starting up, and then automatically switch to using the LFXO once this oscillator is running.

Events will be generated in the correct order, even if an LFCLK source that is already started by another LFCLK control instance is requested. The timing of events may differ, depending on whether a LFCLK source is already running or in the process of starting.

If two instances of the LFCLK control system request different LFCLK sources, the power and clock subsystem will secure that the most accurate of the requested LFCLK sources is selected.



If one LFCLK control instance requests a particular LFCLK source to stop when another LFCLK control instance (or a peripheral) requests the same source to run, but at a lower accuracy, the power and clock subsystem will switch to the less accurate source. The following table summarizes the priorities of the LFCLK sources.

Priority	LFCLK source
Highest	LFSYNT
Second highest	LFXO
Lowest	LFRC

Table 24: LFCLK request priority

When switching the LFCLK source, such as from LFRC to LFXO, up to one LFCLK cycle may be lost.

4.11.2.1 32.768 kHz RC oscillator (LFRC)

An internal 32.768 kHz RC oscillator (LFRC) is available as the LFCLK source.

The LFRC oscillator is fully embedded in nRF5340 and does not require additional external components.

4.11.2.1.1 Calibrating the 32.768 kHz RC oscillator

To improve accuracy of the LFRC oscillator, it can be calibrated using the HFXO as a reference oscillator.

The LFRC oscillator can be calibrated while it is running. The calibration is started by triggering the CAL task which temporarily requests the HFCLK with the HFXO as the source for calibration.

A DONE event will be generated when the calibration is finished.

Note: Any core changing the LFCLK source will abort calibration without the DONE event being generated in the core triggering the CAL task.

If the CAL task is triggered while a calibration routine is already running (i.e. before the DONE event is generated), the CAL task has no effect and the calibration continues.

All cores can trigger the CAL task independently of each other. As a result, each core will receive a corresponding DONE event. If the calibration routine is already running (i.e. a core has triggered the CAL task), and the CAL task is triggered from another core, a DONE event is generated in both cores when the calibration of its corresponding LFRC oscillator is complete.

4.11.2.2 32.768 kHz crystal oscillator (LFXO)

For higher LFCLK accuracy (when greater than \pm 250 ppm accuracy is required), the low frequency crystal oscillator (LFXO) must be used.

This clock source requires external components and GPIO pin configuration, see OSCILLATORS — Oscillator control on page 94.

4.11.2.3 32.768 kHz synthesized from HFCLK (LFSYNT)

The LFCLK can be synthesized from the HFCLK clock source.

LFSYNTH depends on the HFCLK to run. The accuracy of the LFCLK clock with the LFSYNTH as a source assumes the accuracy of the HFCLK. If high accuracy is required, the HFCLK must be generated from the HFXO.

Using the LFSYNT clock removes the requirement for an external 32.768 kHz crystal, but increases average power consumption as the HFCLK will need to be requested in the system.



4.11.2.4 Overriding the automatic LFCLK control system

Overriding the automatic clock control system to ensure the LFCLK clock is started and kept running is possible, even if not requested.

This can be used to avoid associated LFCLK clock start-up times and have the highest clock accuracy after wake-up from sleep.

The register LFCLKALWAYSRUN on page 92 can override the automatic clock control system. This override is initiated by performing the following steps:

- 1. Set LFCLKSRC.SRC to select the LFCLK source.
- 2. Set LFCLKALWAYSRUN.ALWAYSRUN.
- **3.** Trigger the LFCLKSTART task.

Registers LFCLKSRC.SRC and LFCLKALWAYSRUN.ALWAYSRUN can be written at any time, but are only activated by the LFCLKSTART task.

4.11.3 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50005000 APPLICATION	ו כוסכג	CLOCK : S	US	NA	Clock control	
0x40005000	CLOCK	CLOCK : NS	03	NA.	Clock control	
0x41005000 NETWORK	CLOCK	CLOCK	NS	NA	Clock control	HFCLKAUDIO not
						supported
						HFCLK192M not supported
						HFCLKCTRL reset value is
						0x0.

Table 25: Instances

Register	Offset	Security	Description
TASKS_HFCLKSTART	0x000		Start HFCLK128M/HFCLK64M source as selected in HFCLKSRC
TASKS_HFCLKSTOP	0x004		Stop HFCLK128M/HFCLK64M source
TASKS_LFCLKSTART	0x008		Start LFCLK source as selected in LFCLKSRC
TASKS_LFCLKSTOP	0x00C		Stop LFCLK source
TASKS_CAL	0x010		Start calibration of LFRC oscillator
TASKS_HFCLKAUDIOSTART	0x018		Start HFCLKAUDIO source
TASKS_HFCLKAUDIOSTOP	0x01C		Stop HFCLKAUDIO source
TASKS_HFCLK192MSTART	0x020		Start HFCLK192M source as selected in HFCLK192MSRC
TASKS_HFCLK192MSTOP	0x024		Stop HFCLK192M source
SUBSCRIBE_HFCLKSTART	0x080		Subscribe configuration for task HFCLKSTART
SUBSCRIBE_HFCLKSTOP	0x084		Subscribe configuration for task HFCLKSTOP
SUBSCRIBE_LFCLKSTART	0x088		Subscribe configuration for task LFCLKSTART
SUBSCRIBE_LFCLKSTOP	0x08C		Subscribe configuration for task LFCLKSTOP
SUBSCRIBE_CAL	0x090		Subscribe configuration for task CAL
SUBSCRIBE_HFCLKAUDIOSTART	0x098		Subscribe configuration for task HFCLKAUDIOSTART
SUBSCRIBE_HFCLKAUDIOSTOP	0x09C		Subscribe configuration for task HFCLKAUDIOSTOP
SUBSCRIBE_HFCLK192MSTART	0x0A0		Subscribe configuration for task HFCLK192MSTART
SUBSCRIBE_HFCLK192MSTOP	0x0A4		Subscribe configuration for task HFCLK192MSTOP
EVENTS_HFCLKSTARTED	0x100		HFCLK128M/HFCLK64M source started
EVENTS_LFCLKSTARTED	0x104		LFCLK source started
EVENTS_DONE	0x11C		Calibration of LFRC oscillator complete event
EVENTS_HFCLKAUDIOSTARTED	0x120		HFCLKAUDIO source started
EVENTS_HFCLK192MSTARTED	0x124		HFCLK192M source started




Register	Offset	Security	Description
PUBLISH_HFCLKSTARTED	0x180		Publish configuration for event HFCLKSTARTED
PUBLISH_LFCLKSTARTED	0x184		Publish configuration for event LFCLKSTARTED
PUBLISH_DONE	0x19C		Publish configuration for event DONE
PUBLISH_HFCLKAUDIOSTARTED	0x1A0		Publish configuration for event HFCLKAUDIOSTARTED
PUBLISH_HFCLK192MSTARTED	0x1A4		Publish configuration for event HFCLK192MSTARTED
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
INTPEND	0x30C		Pending interrupts
HFCLKRUN	0x408		Status indicating that HFCLKSTART task has been triggered
HFCLKSTAT	0x40C		Status indicating which HFCLK128M/HFCLK64M source is running
			This register value in any CLOCK instance reflects status only due to configurations/
			actions in that CLOCK instance.
LFCLKRUN	0x414		Status indicating that LFCLKSTART task has been triggered
LFCLKSTAT	0x418		Status indicating which LFCLK source is running
			This register value in any CLOCK instance reflects status only due to configurations/
			actions in that CLOCK instance.
LFCLKSRCCOPY	0x41C		Copy of LFCLKSRC register, set when LFCLKSTART task was triggered
HFCLKAUDIORUN	0x450		Status indicating that HFCLKAUDIOSTART task has been triggered
HFCLKAUDIOSTAT	0x454		Status indicating which HFCLKAUDIO source is running
HFCLK192MRUN	0x458		Status indicating that HFCLK192MSTART task has been triggered
HFCLK192MSTAT	0x45C		Status indicating which HFCLK192M source is running
HFCLKSRC	0x514		Clock source for HFCLK128M/HFCLK64M
LFCLKSRC	0x518		Clock source for LFCLK
HFCLKCTRL	0x558		HFCLK128M frequency configuration
HFCLKAUDIO.FREQUENCY	0x55C		Audio PLL frequency in 11.176 MHz - 11.402 MHz or 12.165 MHz - 12.411 MHz
			frequency bands
HFCLKALWAYSRUN	0x570		Automatic or manual control of HFCLK128M/HFCLK64M
LFCLKALWAYSRUN	0x574		Automatic or manual control of LFCLK
HFCLKAUDIOALWAYSRUN	0x57C		Automatic or manual control of HFCLKAUDIO
HFCLK192MSRC	0x580		Clock source for HFCLK192M
HFCLK192MALWAYSRUN	0x584		Automatic or manual control of HFCLK192M
TH CERTSZIVIALWATSKON			

Table 26: Register overview

4.11.3.1 TASKS_HFCLKSTART

Address offset: 0x000

Start HFCLK128M/HFCLK64M source as selected in HFCLKSRC




4.11.3.2 TASKS_HFCLKSTOP

Address offset: 0x004



Stop HFCLK128M/HFCLK64M source



4.11.3.3 TASKS_LFCLKSTART


Address offset: 0x008

Start LFCLK source as selected in LFCLKSRC

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_LFCLKSTART			Start LFCLK source as selected in LFCLKSRC
			Trigger	1	Trigger task

4.11.3.4 TASKS_LFCLKSTOP


Address offset: 0x00C Stop LFCLK source



4.11.3.5 TASKS_CAL

Address offset: 0x010


Start calibration of LFRC oscillator



4.11.3.6 TASKS HFCLKAUDIOSTART


Address offset: 0x018
Start HFCLKAUDIO source





4.11.3.7 TASKS_HFCLKAUDIOSTOP


Address offset: 0x01C
Stop HFCLKAUDIO source



4.11.3.8 TASKS HFCLK192MSTART


Address offset: 0x020

Start HFCLK192M source as selected in HFCLK192MSRC



4.11.3.9 TASKS HFCLK192MSTOP

Address offset: 0x024
Stop HFCLK192M source




4.11.3.10 SUBSCRIBE_HFCLKSTART

Address offset: 0x080

Subscribe configuration for task HFCLKSTART






4.11.3.11 SUBSCRIBE HFCLKSTOP

Address offset: 0x084


Subscribe configuration for task HFCLKSTOP



4.11.3.12 SUBSCRIBE_LFCLKSTART

Address offset: 0x088


Subscribe configuration for task LFCLKSTART



4.11.3.13 SUBSCRIBE_LFCLKSTOP

Address offset: 0x08C

Subscribe configuration for task LFCLKSTOP








4.11.3.14 SUBSCRIBE_CAL

Address offset: 0x090


Subscribe configuration for task CAL



4.11.3.15 SUBSCRIBE_HFCLKAUDIOSTART

Address offset: 0x098


Subscribe configuration for task HFCLKAUDIOSTART



4.11.3.16 SUBSCRIBE_HFCLKAUDIOSTOP

Address offset: 0x09C

Subscribe configuration for task HFCLKAUDIOSTOP




4.11.3.17 SUBSCRIBE HFCLK192MSTART

Address offset: 0x0A0

Subscribe configuration for task HFCLK192MSTART






4.11.3.18 SUBSCRIBE_HFCLK192MSTOP

Address offset: 0x0A4

Subscribe configuration for task HFCLK192MSTOP



4.11.3.19 EVENTS_HFCLKSTARTED

Address offset: 0x100


HFCLK128M/HFCLK64M source started

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	EVENTS_HFCLKSTARTED)		HFCLK128M/HFCLK64M source started
			NotGenerated	0	Event not generated
			Generated	1	Event generated

4.11.3.20 EVENTS_LFCLKSTARTED

Address offset: 0x104

LFCLK source started




4.11.3.21 EVENTS_DONE

Address offset: 0x11C






Calibration of LFRC oscillator complete event



4.11.3.22 EVENTS HFCLKAUDIOSTARTED

Address offset: 0x120


HFCLKAUDIO source started



4.11.3.23 EVENTS_HFCLK192MSTARTED

Address offset: 0x124


HFCLK192M source started



4.11.3.24 PUBLISH_HFCLKSTARTED

Address offset: 0x180

Publish configuration for event HFCLKSTARTED








4.11.3.25 PUBLISH_LFCLKSTARTED

Address offset: 0x184


Publish configuration for event LFCLKSTARTED



4.11.3.26 PUBLISH_DONE

Address offset: 0x19C


Publish configuration for event **DONE**



4.11.3.27 PUBLISH_HFCLKAUDIOSTARTED

Address offset: 0x1A0

Publish configuration for event HFCLKAUDIOSTARTED



4.11.3.28 PUBLISH_HFCLK192MSTARTED

Address offset: 0x1A4

Publish configuration for event HFCLK192MSTARTED



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	CHIDX		[2550]	DPPI channel that event HFCLK192MSTARTED will publish
					to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

4.11.3.29 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit number 31 30 29 28 27 26 29							25 2	4 2	23 2	2 2	1 20	19	18	17	16	15	14 :	13 1	12 1	1 1	0 9	8	7	6	5	4 3	2	1	0		
ID																							Ε	D	С					В	Α
Rese	et 0x000	00000		0 (0	0	0	0	0 (0 (0 (0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0 0	0	0	0
ID																															
Α	RW	HFCLKSTARTED								Ε	nal	ble	or d	lisal	ble	inte	erru	ıpt	for	eve	ent	HFC	CLKS	STAF	RTE	D					
			Disabled	0						D	Disa	ble																			
			Enabled	1						Ε	nal	ble																			
В	RW	LFCLKSTARTED								Ε	nal	ble	or d	lisal	ble	inte	erru	ıpt	for	eve	ent	LFC	LKS	TAR	TEI)					
			Disabled	0						D	Disa	ble																			
			Enabled	1						Ε	nal	ble																			
С	RW	DONE								Ε	nal	ble	or d	lisal	ble	inte	erru	ıpt	for	eve	ent	DO	NE								
			Disabled	0						D	Disa	ble																			
			Enabled	1						Ε	nal	ble																			
D	RW	HFCLKAUDIOSTARTED								Ε	nal	ble	or d	lisal	ble	inte	erru	ıpt	for	eve	ent	HFC	CLK	AUD	109	STAF	RTE	D			
			Disabled	0						D	Disa	ble																			
			Enabled	1						Ε	nal	ble																			
E	RW	HFCLK192MSTARTED								Ε	nal	ble	or d	lisal	ble	inte	erru	ıpt	for	eve	ent	HFC	CLK:	192	MS	TAR	TEC)			
			Disabled	0						D	Disa	ble																			
			Enabled	1						Ε	nal	ble																			

4.11.3.30 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID					E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	HFCLKSTARTED			Write '1' to enable interrupt for event HFCLKSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	LFCLKSTARTED			Write '1' to enable interrupt for event LFCLKSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	DONE			Write '1' to enable interrupt for event DONE



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	HFCLKAUDIOSTARTED			Write '1' to enable interrupt for event
					HFCLKAUDIOSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Е	RW	HFCLK192MSTARTED			Write '1' to enable interrupt for event HFCLK192MSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

4.11.3.31 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			313	80 29	28	27 2	6 2	5 24	23	3 22	2 2:	1 20	0 1	9 1	18 1	7 1	6 1	5 14	13	12	11 1	0 !	9 8	3 7	6	5	4	3	2	1	0
ID																								E C) C						В	Α
Rese	t 0x000	00000		0 (0 0	0	0 (0 0	0	0	0	0	0) ()	0 () () (0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0
Α	RW	HFCLKSTARTED								W	Vrite	e '1	1' to	o di	isa	ble	int	erri	ıpt	for	eve	nt F	IFCI	LKS	ΓAR	TED						Π
			Clear	1						D	isat	ble																				
			Disabled	0						R	ead	l: D	isa	ble	ed																	
			Enabled	1						R	ead	l: E	nal	ole	d																	
В	RW	LFCLKSTARTED								W	Vrite	e '1	1' to	o di	isa	ble	int	erri	ıpt	for	eve	nt L	FCL	.KST	AR	ΓED)					
			Clear	1						D	isab	ble																				
			Disabled	0						R	ead	l: D	isa	ble	ed																	
			Enabled	1						R	ead	l: E	nal	ole	d																	
С	RW	DONE								W	Vrite	e '1	1' to	o di	isa	ble	int	erri	ıpt	for	eve	nt C	ON	ΙE								
			Clear	1						D	isat	ble																				
			Disabled	0						R	ead	l: D	isa	ble	ed																	
			Enabled	1						R	ead	l: E	nat	ole	d																	
D	RW	HFCLKAUDIOSTARTED								W	Vrite	e '1	1' to	o di	isa	ble	int	erri	ıpt	for	eve	nt										
										Н	IFCL	.KA	UD	010	ST	ART	ED															
			Clear	1						D	isab	ble																				
			Disabled	0						R	ead	l: D	isa	ble	ed																	
			Enabled	1						R	ead	l: E	nal	ole	d																	
E	RW	HFCLK192MSTARTED								W	Vrite	e '1	1' to	o di	isa	ble	int	erri	ıpt	for	eve	nt										
										Н	IFCL	K1	921	MS	TA	RTE	D															
			Clear	1						D	isab	ble																				
			Disabled	0						R	ead	l: D	isa	ble	ed																	
			Enabled	1						R	ead	l: E	nal	ole	d																	

4.11.3.32 INTPEND

Address offset: 0x30C
Pending interrupts




Bit n	umber			31	30	29 2	28 :	27	26 2	25 2	24 2	23	22	2 2:	1 2	0 1	19	18	17	16	15	14	13	12	11 1	0 9	8	7	6	5	4 3	2	1	0
ID																										Е	D	С					В	A
Rese	t 0x000	00000		0	0	0	0	0	0	0	0	0	0	0) ()	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0
												De																						
Α	R	HFCLKSTARTED									- 1	Re	ad	ре	enc	din	g s	tat	us	of	inte	erru	pt 1	for	evei	nt H	FCL	KST	ART	ΓED				
			NotPending	0							ı	Re	ad:	: N	lot	pe	enc	din	g															
			Pending	1							1	Re	ad:	: P	en	dir	ng																	
В	R	LFCLKSTARTED									-	Re	ad	ре	enc	din	g s	tat	us	of	inte	erru	pt 1	for	evei	nt L	FCLI	KST	ART	ED				
			NotPending	0							-	Re	ad:	: N	lot	pe	enc	din	3															
			Pending	1							ı	Re	ad:	: P	en	dir	ng																	
С	R	DONE									-	Re	ad	ре	end	din	g s	tat	us	of	inte	erru	ıpt 1	for	evei	nt D	ON	E						
			NotPending	0							ı	Re	ad:	: N	lot	pe	enc	din	3															
			Pending	1							ı	Re	ad:	: P	en	dir	ng																	
D	R	HFCLKAUDIOSTARTED									-	Re	ad	ре	enc	din	g s	tat	us	of	inte	erru	ıpt 1	for	evei	nt								
												HF	CLI	.KA	AU[OIC	ST	AR	TE	D														
			NotPending	0							1	Re	ad:	: N	lot	pe	enc	din	g															
			Pending	1							-	Re	ad:	: P	en	dir	ng																	
Ε	R	HFCLK192MSTARTED									ı	Re	ad	ре	enc	din	g s	tat	us	of	inte	erru	ıpt 1	for	evei	nt								
												HF	CLI	K1	92	MS	ST/	٩R٦	ED)														
			NotPending	0							1	Re	ad:	: N	lot	pe	enc	din	3															
			Pending	1							1	Re	ad:	: P	en	dir	ng																	

4.11.3.33 HFCLKRUN

Address offset: 0x408

Status indicating that HFCLKSTART task has been triggered



4.11.3.34 HFCLKSTAT

Address offset: 0x40C

Status indicating which HFCLK128M/HFCLK64M source is running

This register value in any CLOCK instance reflects status only due to configurations/actions in that CLOCK instance.




Bit r	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	R	SRC			Active clock source
			HFINT	0	Clock source: HFINT - 128 MHz on-chip oscillator
			HFXO	1	Clock source: HFXO - 128 MHz clock derived from external
					32 MHz crystal oscillator
В	R	ALWAYSRUNNING			ALWAYSRUN activated
			NotRunning	0	Automatic clock control enabled
			Running	1	Oscillator is always running
С	R	STATE			HFCLK state
			NotRunning	0	HFCLK not running
			Running	1	HFCLK running

4.11.3.35 LFCLKRUN

Address offset: 0x414

Status indicating that LFCLKSTART task has been triggered




4.11.3.36 LFCLKSTAT

Address offset: 0x418

Status indicating which LFCLK source is running

This register value in any CLOCK instance reflects status only due to configurations/actions in that CLOCK instance.






4.11.3.37 LFCLKSRCCOPY

Address offset: 0x41C


Copy of LFCLKSRC register, set when LFCLKSTART task was triggered



4.11.3.38 HFCLKAUDIORUN

Address offset: 0x450

Status indicating that HFCLKAUDIOSTART task has been triggered



4.11.3.39 HFCLKAUDIOSTAT

Address offset: 0x454


Status indicating which HFCLKAUDIO source is running



4.11.3.40 HFCLK192MRUN

Address offset: 0x458

Status indicating that HFCLK192MSTART task has been triggered



4.11.3.41 HFCLK192MSTAT

Address offset: 0x45C


Status indicating which HFCLK192M source is running

Bit r	umber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	R	SRC			Active clock source
			HFINT	0	Clock source: HFINT - on-chip oscillator
			HFXO	1	Clock source: HFXO - derived from external 32 MHz crystal
					oscillator
В	R	ALWAYSRUNNING			ALWAYSRUN activated
			NotRunning	0	Automatic clock control enabled
			Running	1	Oscillator is always running
С	R	STATE			HFCLK192M state
			NotRunning	0	HFCLK192M not running
			Running	1	HFCLK192M running

4.11.3.42 HFCLKSRC

Address offset: 0x514


Clock source for HFCLK128M/HFCLK64M



4.11.3.43 LFCLKSRC

Address offset: 0x518
Clock source for LFCLK






4.11.3.44 HFCLKCTRL

Address offset: 0x558

HFCLK128M frequency configuration

Using any value except for the enumerations will yield unexpected results

Note: Not present in the CLOCK instance of the network core




4.11.3.45 HFCLKAUDIO.FREQUENCY

Address offset: 0x55C

Audio PLL frequency in 11.176 MHz - 11.402 MHz or 12.165 MHz - 12.411 MHz frequency bands

Note: Not present in the CLOCK instance of the network core




4.11.3.46 HFCLKALWAYSRUN

Address offset: 0x570

Automatic or manual control of HFCLK128M/HFCLK64M

The AlwaysRun setting will ensure the clock source is always running, independent of the automatic clock request system.

Note: This setting is activated by triggering the HFCLKSTART task.




4.11.3.47 LFCLKALWAYSRUN

Address offset: 0x574

Automatic or manual control of LFCLK

The AlwaysRun setting will ensure the clock source is always running, independent of the automatic clock request system.

Note: This setting is activated by triggering the LFCLKSTART task.




4.11.3.48 HFCLKAUDIOALWAYSRUN

Address offset: 0x57C

Automatic or manual control of HFCLKAUDIO

The AlwaysRun setting will ensure the clock source is always running, independent of the automatic clock request system.

Note: This setting is activated by triggering the HFCLKAUDIOSTART task.




4.11.3.49 HFCLK192MSRC

Address offset: 0x580

Clock source for HFCLK192M






4.11.3.50 HFCLK192MALWAYSRUN

Address offset: 0x584

Automatic or manual control of HFCLK192M

The AlwaysRun setting will ensure the clock source is always running, independent of the automatic clock request system.


Note: This setting is activated by triggering the HFCLK192MSTART task.



4.11.3.51 HFCLK192MCTRL

Address offset: 0x5B8

HFCLK192M frequency configuration



4.11.4 Electrical specification

4.11.4.1 128 MHz clock source (HFCLK128M)



Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_HFCLK128M}	Nominal output frequency		128		MHz
f _{TOL_HFINT128M}	Frequency tolerance when running from internal oscillator		±1.5	±7	%
f _{TOL_HFXO128M}	Frequency tolerance when running from crystal oscillator		±10	±60	ppm
t _{HFCLK128M_128M_64}	_{4M} Time for HFCLKCTRL to take effect when switching from 128		2.5		μs
	MHz to 64 MHz				
t _{HFCLK128M_64M_128}	_{BM} Time for HFCLKCTRL to take effect when switching from 64		9.0		μs
	MHz to 128 MHz				

4.11.4.2 64 MHz clock source (HFCLK64M)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_HFCLK64M}	Nominal output frequency		64		MHz
f _{TOL_HFINT64M}	Frequency tolerance when running from internal oscillator		±1.5	±8	%
f _{TOL HEXO64M}	Frequency tolerance when running from crystal oscillator		±10	±60	ppm

4.11.4.3 192 MHz clock source (HFCLK192M)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_HFCLK192M}	Nominal output frequency		192		MHz
f _{TOL_HFINT192M}	Frequency tolerance when running from internal oscillator		±1.5	±7	%
f _{TOL_HFXO192M}	Frequency tolerance when running from crystal oscillator		±10	±60	ppm

4.11.4.4 Audio clock source (HFCLKAUDIO)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_HFCLKAUDIO}	Nominal output frequency		11.289		MHz
			or		
			12.288		
f _{TOL_HFXOAUDIO}	Frequency tolerance when running from crystal oscillator		±10	±60	ppm

4.11.4.5 32 kHz clock source (LFCLK)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_LFCLK}	Nominal output frequency		32.768		kHz
t _{START_LFXO}	Startup time for 32.768 kHz crystal oscillator		0.31		S
I _{LFXO}	Run current for 32.768 kHz crystal oscillator		0.16		μΑ
f _{TOL_LFRC}	Frequency tolerance, uncalibrated			±3.2	%
$f_{TOL_CAL_LFRC}$	Frequency tolerance after calibration. Constant			±250	ppm
	temperature within ± 0.5 °C, calibration performed at least				
	every 8 seconds, averaging interval > 7.5 ms, defined as 3				
	sigma.				
t _{START_LFRC}	Startup time for internal RC oscillator		500		μs
I _{LFRC}	Run current for LFRC			1.0	μΑ

4.12 OSCILLATORS — Oscillator control

The system oscillators are shared between the cores in the system and automatically controlled by the clock control system, see CLOCK — Clock control on page 69.



The system has the following crystal oscillators:

- High-frequency 32 MHz crystal oscillator (HFXO)
- Low-frequency 32.768 kHz crystal oscillator (LFXO)

The crystal oscillators can be configured to use either built-in or external capacitors.

4.12.1 High-frequency (32 MHz) crystal oscillator (HFXO)

The high-frequency crystal oscillator (HFXO) is controlled by a 32 MHz external crystal.

The crystal oscillator is designed for use with an AT-cut quartz crystal in parallel resonant mode, connected between pins XC1 and XC2. To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet. The following figure shows how the 32 MHz crystal is connected to the high frequency crystal oscillator.




Figure 21: Circuit diagram of the high-frequency crystal oscillator

The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is calculated by the following equation.

$$CL = \frac{(C1' \cdot C2')}{(C1' + C2')}$$

$$C1' = C1 + C_{pob1} + C_{pin}$$

 $C2' = C2 + C_{sob2} + C_{soin}$

Figure 22: Load capacitance equation

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. For more information, see Reference circuitry on page 792. C_{pcb1} and C_{pcb2} are stray capacitances on the PCB. C_{pin} is the pin input capacitance on pins XC1 and XC2. See table High-frequency (32 MHz) crystal oscillator (HFXO) on page 95. The load capacitors C1 and C2 should have the same value.

For reliable operation, the crystal load capacitance, shunt capacitance, equivalent series resistance, and drive level must comply with the specifications in table High-frequency (32 MHz) crystal oscillator (HFXO) on page 95. It is recommended to use a crystal with lower than maximum load capacitance and/or shunt capacitance. A low load capacitance will reduce both startup time and current consumption.

4.12.1.1 Using internal capacitors

Optional internal capacitors ranging from 7.0 pF to 20.0 pF in 0.5 pF steps, are provided on pins XC1 and XC2.

Enabling internal capacitors eliminates the need for external capacitors for the 32 MHz crystal. The configuration of the internal capacitors must take place before starting the high-frequency crystal oscillator (HFXO).



The internal capacitors are used instead of the external capacitors C1 and C2, and the total capacitance seen by the crystal across its terminals is calculated by the load capacitance equation in High-frequency (32 MHz) crystal oscillator (HFXO) on page 95.

To enable the internal capacitors, find the correct XOSC32MCAPS.CAPVALUE field using the following equation.

```
CAPVALUE = (((FICR->XOSC32MTRIM.SLOPE+56)*(CAPACITANCE*2-14))
+((FICR->XOSC32MTRIM.OFFSET-8)<<4)+32)>>6;
```

The equation has the following variables

- CAPACITANCE is the desired capacitor value in pF, holding any value between 7.0 pF and 20.0 pF in 0.5 pF steps.
- FICR->XOSC32MTRIM are factory trim values which usually are different from device to device.

Finally, set XOSC32MCAPS.ENABLE to Enabled, to activate the capacitors.

After this, when HFXO is started, it will use the internal capacitor values together with the external crystal.

Note: It is possible to avoid using floating point numbers by pre-calculating the (CAPACITANCE*2-14) field of the above equation.

4.12.2 Low-frequency (32.768 kHz) crystal oscillator (LFXO)

For higher LFCLK accuracy (when greater than \pm 250 ppm accuracy is required), the 32.768 kHz crystal oscillator (LFXO) must be used.

To use the LFXO, a 32.768 kHz crystal must be connected between the XL1 and XL2 pins, as illustrated in the following figure.




Figure 23: Circuit diagram of the low-frequency crystal oscillator

To enable oscillator functionality on XL1 and XL2 pins, use value *Peripheral* for the MCUSEL bitfield of the register PIN CNF[n] (n=0..31) (Retained) on page 229.

To achieve correct oscillation frequency, the load capacitance (CL) must match the specification in the crystal data sheet. The load capacitance (CL) is the total capacitance seen by the crystal across its terminals. It is calculated by the following equation.

$$CL = \frac{(C1' \cdot C2')}{(C1' + C2')}$$

$$C1' = C1 + C_{pob1} + C_{pin}$$

 $C2' = C2 + C_{pob2} + C_{pin}$

Figure 24: Load capacitance equation



C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. C_{pcb1} and C_{pcb2} are stray capacitances on the PCB. C_{pin} is the pin input capacitance on the XL1 and XL2 pins (see Low-frequency (32.768 kHz) crystal oscillator (LFXO) on page 96). The load capacitors C1 and C2 should have the same value.

For more information, see Reference circuitry on page 792.

4.12.2.1 Using internal capacitors

Optional internal capacitors of 6 pF, 7 pF, and 9 pF are provided on pins XL1 and XL2.

To use these capacitors, select the capacitance in register XOSC32KI.INTCAP.

4.12.3 Low-frequency (32.768 kHz) external source

The 32.768 kHz crystal oscillator (LFXO) is designed to work with external sources.

The following external sources are supported:

- A low swing clock. The signal should be applied to the XL1 pin with the XL2 pin grounded. Set OSCILLATORS.XOSC32KI.BYPASS=Disabled.
- A rail-to-rail clock. The signal should be applied to the XL1 pin with the XL2 pin left unconnected. Set OSCILLATORS.XOSC32KI.BYPASS=Enabled.

In order to use an external source, configure LFCLKSRC.SRC=LFXO.

4.12.4 Registers

Base address Dom	nain Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
		OSCILLATORS	:			
0x50004000 0x40004000	LICATION OSCILLATORS	S OSCILLATORS	US :	NA	Oscillator configuration	
		NS				

Table 27: Instances

Register	Offset	Security	Description	
XOSC32MCAPS	0x5C4		Programmable capacitance of XC1 and XC2	Retained
XOSC32KI.BYPASS	0x6C0		Enable or disable bypass of LFCLK crystal oscillator with external clock source	Retained
XOSC32KI.INTCAP	0x6D0		Control usage of internal load capacitors	Retained

Table 28: Register overview


4.12.4.1 XOSC32MCAPS (Retained)

Address offset: 0x5C4

This register is a retained register

Programmable capacitance of XC1 and XC2






4.12.4.2 XOSC32KI.BYPASS (Retained)

Address offset: 0x6C0

This register is a retained register

Enable or disable bypass of LFCLK crystal oscillator with external clock source




4.12.4.3 XOSC32KI.INTCAP (Retained)

Address offset: 0x6D0

This register is a retained register

Control usage of internal load capacitors



4.12.5 Electrical specification

4.12.5.1 32 MHz crystal oscillator (HFXO)

Symbol	Description	Min.	Тур.	Max.	Units
f_{HFXO}	External crystal frequency		32		MHz
f _{TOL_HFXO}	Frequency tolerance requirement for 2.4 GHz proprietary			±60	ppm
	radio applications				



Symbol	Description	Min.	Тур.	Max.	Units
f _{TOL_HFXO_BLE}	Frequency tolerance requirement, Bluetooth Low Energy			±40	ppm
	applications, packet length ≤ 200 bytes				
$f_{TOL_HFXO_BLE_LP}$	Frequency tolerance requirement, Bluetooth Low Energy			±30	ppm
	applications, packet length > 200 bytes				
C _{L_HFXO}	Load capacitance	6	8	12	pF
C _{0_HFXO}	Shunt capacitance			7	pF
R _{S_HFXO_7PF}	Equivalent series resistance 3 pF < CO <= 7 pF			60	Ω
R _{S_HFXO_3PF}	Equivalent series resistance CO <= 3 pF			100	Ω
P _{D_HFXO}	Drive level			100	μW
C _{PIN_HFXO}	Input capacitance XC1 and XC2 with internal capacitors		5.5		pF
	disabled		2.5		_
C _{PIN_HFXO_INT}	Input capacitance XC1 and XC2 with internal capacitors		2.5		pF
6	enabled		7		nF
C _{HFXO_INT_MIN}	Input capacitance XC1 and XC2, internal capacitor at		,		pF
C	minimum value, excluding C _{PIN_HFXO_INT} Input capacitance XC1 and XC2, internal capacitor at		20		pF
C _{HFXO_INT_MAX}	maximum value, excluding C _{PIN HFXO} INT		20		ρı
ICTOV VODA	Core standby current for various crystals				
I _{STBY_X32M} I _{STBY_X32M_X0}	Typical parameters for a given 2.5mm x 2.0mm crystal:		65		μΑ
·51BY_X32WI_XU			03		μ
	CL_HFXO = 8 pF, C0_HFXO = 1 pF, LM_HFXO = 7 mH,				
	RS_HFXO = 20 Ω		40=		
I _{STBY_X32M_X1}	Typical parameters for a given 1.6mm x 1.2mm crystal:		187		μΑ
	CL_HFXO = 8 pF, C0_HFXO = 0.4 pF, LM_HFXO = 20 mH,				
	$RS_HFXO = 40 \Omega$				
I _{STBY_X32M_X2}	Typical parameters for a given 2.0mm x 1.6mm crystal:		135		μΑ
	CL_HFXO = 8 pF, C0_HFXO = 0.73 pF, LM_HFXO = 9.47 mH,				
	RS_HFXO = 16.32Ω				
I _{STBY_X32M_X3}	Typical parameters for a given 1.2mm x 1.0mm crystal:		181		μΑ
	CL_HFXO = 8 pF, C0_HFXO = 0.42 pF, LM_HFXO = 22.7 mH,				
	RS_HFXO = 100Ω				
I _{START_X32M}	Average startup current for various crystals, first 1 ms				
I _{START_X32M_X0}	Typical parameters for a given 2.5mm x 2.0mm crystal:		363		μΑ
	CL HFXO = 8 pF, C0 HFXO = 1 pF, LM HFXO = 7 mH,				
	RS_HFXO = 20Ω				
I _{START_X32M_X1}	Typical parameters for a given 1.6mm x 1.2mm crystal:		790		μА
31A((1_X32)W_X1					
	CL_HFXO = 8 pF, CO_HFXO = 0.4 pF, LM_HFXO = 20 mH,				
	RS_HFXO = 40 Ω		467		4
I _{START_X32M_X2}	Typical parameters for a given 2.0mm x 1.6mm crystal:		467		μΑ
	CL_HFXO = 8 pF, C0_HFXO = 0.73 pF, LM_HFXO = 9.47 mH,				
	RS_HFXO = 16.32Ω				
I _{START_X32M_X3}	Typical parameters for a given 1.2mm x 1.0mm crystal:		863		μΑ
	CL_HFXO = 8 pF, C0_HFXO = 0.42 pF, LM_HFXO = 22.7 mH,				
	RS_HFXO = 100Ω				
t _{POWERUP_X32M}	Power-up time for various crystals				
$t_{POWERUP_X32M_X0}$	Typical parameters for a given 2.5mm x 2.0mm crystal:		60		μs
	CL_HFXO = 8 pF, CO_HFXO = 1 pF, LM_HFXO = 7 mH,				
	RS_HFXO = 20 Ω				
t _{POWERUP_X32M_X1}	Typical parameters for a given 1.6mm x 1.2mm crystal:		187		μs
	CL_HFXO = 8 pF, C0_HFXO = 0.4 pF, LM_HFXO = 20 mH,				
	RS HFXO = 40Ω				
	-				



Symbol	Description	Min.	Тур.	Max.	Units
t _{POWERUP_X32M_X2}	Typical parameters for a given 2.0mm x 1.6mm crystal:		60		μs
	CL_HFXO = 8 pF, C0_HFXO = 0.73 pF, LM_HFXO = 9.47 mH,				
	RS_HFXO = 16.32Ω				
$t_{POWERUP_X32M_X3}$	Typical parameters for a given 1.2mm x 1.0mm crystal:		211		μs
	CL_HFXO = 8 pF, C0_HFXO = 0.42 pF, LM_HFXO = 22.7 mH,				
	RS_HFXO = 100Ω				

4.12.5.2 32.768 kHz crystal oscillator (LFXO)

Symbol	Description	Min.	Тур.	Max.	Units
f _{LFXO}	External crystal frequency		32.768		kHz
$f_{TOL_LFXO_BLE}$	Frequency tolerance requirement, Bluetooth Low Energy			±500	ppm
	applications				
$f_{TOL_LFXO_ANT}$	Frequency tolerance requirement for ANT applications			±50	ppm
C _{L_LFXO}	Load capacitance		7	9	pF
C _{0_LFXO}	Shunt capacitance		1	2	pF
R _{S_LFXO}	Equivalent series resistance		60	90	kΩ
P_{D_LFXO}	Drive level			0.5	μW
C _{pin}	Input capacitance on XL1 and XL2 pads with internal		4		pF
	capacitor disabled				
C _{pin}	Input capacitance on XL1 and XL2 pads with internal	6	7	9	pF
	capacitor enabled				

5 Application core

The application core contains a low-power microcontroller with embedded flash memory and a full featured Arm Cortex-M33 processor.

In addition, the application core includes a rich set of peripherals for serial communication, analog interfaces, and cryptographic acceleration. See the following figure for more information. Arrows with white heads indicate signals that share physical pins with other signals, while arrows with black heads are dedicated to one signal.

5.1 Block diagram

The following image shows the application core block diagram.






Figure 25: Application core block diagram



5.2 CPU

The Arm Cortex-M33 processor has a 32-bit instruction set (Thumb-2 technology) that implements a superset of 16- and 32-bit instructions to maximize code density and performance.

This processor implements several features that enable energy-efficient arithmetic and high-performance signal processing including:

- Digital signal processing (DSP) instructions
- Single-cycle multiply and accumulate (MAC) instructions
- · Hardware divide
- 8- and 16-bit single instruction multiple data (SIMD) instructions
- Single-precision floating-point unit (FPU)
- · Memory Protection Unit (MPU)
- Arm TrustZone for Armv8-M

The Arm Cortex Microcontroller Software Interface Standard (CMSIS) is implemented and available for the application processor.

Real-time execution is highly deterministic in thread mode, to and from sleep modes, and when handling events at configurable priority levels via the Nested Vectored Interrupt Controller (NVIC).

Executing code from internal or external flash will have a wait state penalty. The instruction cache can be enabled to minimize flash wait states when fetching instructions. For more information on cache, see Cache on page 333. CPU performance parameters including wait states for different configurations, CPU current consumption and efficiency, and processing power and efficiency based on the CoreMark benchmark can be found in Electrical specification on page 103.

5.2.1 Floating point interrupt

The floating point unit (FPU) may generate exceptions, for example, due to overflow or underflow. These exceptions may trigger interrupts when enabled in the FPU peripheral. For more information, see FPU - Floating point unit (FPU) exceptions on page 215.

5.2.2 Electrical specification

5.2.2.1 CPU performance

Symbol	Description	Min.	Тур.	Max.	Units
W _{FLASH128}	CPU wait states, running CoreMark at 128 MHz from flash,			4	
	cache disabled				
W _{FLASHCACHE128}	CPU wait states, running CoreMark at 128 MHz from flash,			5	
	cache enabled				
W _{RAM128}	CPU wait states, running CoreMark at 128 MHz from RAM		0		
W _{FLASH64}	CPU wait states, running CoreMark at 64 MHz from flash,			5	
	cache disabled				
W _{FLASHCACHE64}	CPU wait states, running CoreMark at 64 MHz from flash,			6	
	cache enabled				
W _{RAM64}	CPU wait states, running CoreMark at 64 MHz from RAM		0		
CM _{FLASHCACHE128}	CoreMark, running from flash, cache enabled, HFXO128M		514		CoreMark
CM _{FLASH128/MHz}	CoreMark per MHz, running from flash, cache enabled,		4.0		CoreMark/
	HFXO128M				MHz
CM _{FLASH128/mA}	CoreMark per mA, running from flash, cache enabled, DCDC		66		CoreMark/
	3 V, HFXO128M				mA



Symbol	Description	Min.	Тур.	Max.	Units
CM _{FLASHCACHE64}	CoreMark, running from flash, cache enabled, HFXO64M		257		CoreMark
CM _{FLASH64/MHz}	CoreMark per MHz, running from flash, cache enabled,		4.0		CoreMark/
	HFXO64M				MHz
CM _{FLASH64/mA}	CoreMark per mA, running from flash, cache enabled, DCDC		72.5		CoreMark/
	3 V, HFXO64M				mA

5.2.3 CPU and support module configuration

The Arm Cortex-M33 processor has a number of CPU options and support modules implemented on the device.

Option/Module	Description	Implemented		
Core options				
PRIORITIES	Priority bits	3		
WIC	Wakeup Interrupt Controller	NO		
Endianness	Memory system endianness	Little endian		
DWT	Data Watchpoint and Trace	YES		
Modules				
MPU	Number of non-secure MPU regions	8		
	Number of secure MPU regions	8		
SAU	Number of SAU regions	0		
		See SPU for more information about secure regions.		
FPU	Floating-point unit	YES		
DSP	Digital Signal Processing Extension	YES		
Arm TrustZone for Armv8-M	Armv8-M Security Extensions	YES		
CPIF	Coprocessor interface	NO		
ETM	Embedded Trace Macrocell	YES		
ITM	Instrumentation Trace Macrocell	YES		
MTB	Micro Trace Buffer	NO		
CTI	Cross Trigger Interface	YES		
BPU	Breakpoint Unit	YES		
HTM	AHB Trace Macrocell	NO		

5.3 Memory

The application core contains flash memory and RAM that can be used for code and data storage.

The following figure shows how the CPU, network core, and peripherals with EasyDMA can access RAM via the AHB multilayer interconnect. The domain configuration (DCNF) registers can block access from external DMA masters, see DCNF — Domain configuration on page 197.






Figure 26: Memory layout

5.3.1 Peripheral instantiation

The following table describes the abbreviations used in the Instance, Secure mapping, and DMA security columns of the instantiation table.



Abbreviation	Description
NS	Non-secure - Peripheral is always accessible as a Non-Secure peripheral
S	Secure - Peripheral is always accessible as a Secure peripheral
US	User Selectable - A Secure or Non-secure attribute for the peripheral is defined in the SPU
SPLIT	Both Secure and Non-secure - The same resource is shared by both secure and non-secure code
NA	Not Applicable - Peripheral has no DMA capability
NSA	NoSeparateAttribute - Peripheral with DMA and DMA transfer has the same security attribute as assigned to the peripheral
SA	SeparateAttribute - Peripheral with DMA and DMA transfers can have a different security attribute than the one assigned to the peripheral

Table 29: Instantiation table abbreviations

The Secure mapping column in the following table defines configuration capabilities for the Arm TrustZone for Armv8-M secure attribute. The DMA security column describes the DMA capabilities of the peripheral.

5.3.1.1 Instantiation

ID	Base address	Peripheral	Instance	Secure mapping	DMA security	Description
0	0x50000000 0x40000000	DCNF	DCNF : S DCNF : NS	US	NA	Domain configuration
0	0x50000000 0x40000000	FPU	FPU: S FPU: NS	US	NA	Floating Point unit interrupt control
1	0x50001000	CACHE	CACHE	S	NA	Cache
3	0x50003000	SPU	SPU	S	NA	System protection unit
4	0x50004000 0x40004000	OSCILLATORS	OSCILLATORS : S OSCILLATORS : NS	US	NA	Oscillator configuration
4	0x50004000 0x40004000	REGULATORS	REGULATORS : S REGULATORS : NS	US	NA	Regulator configuration
5	0x50005000 0x40005000	CLOCK	CLOCK : S CLOCK : NS	US	NA	Clock control
5	0x50005000 0x40005000	POWER	POWER : S POWER : NS	US	NA	Power control
5	0x50005000 0x40005000	RESET	RESET : S RESET : NS	US	NA	Reset control and status
6	0x50006000 0x40006000	CTRLAPPERI	CTRLAP : S CTRLAP : NS	US	NSA	Control access port CPU side
8	0x50008000 0x40008000	SPIM	SPIMO : S SPIMO : NS	US	SA	SPI master 0
8	0x50008000 0x40008000	SPIS	SPISO : S SPISO : NS	US	SA	SPI slave 0
8	0x50008000 0x40008000	TWIM	TWIM0 : S TWIM0 : NS	US	SA	Two-wire interface master 0
8	0x50008000 0x40008000	TWIS	TWIS0 : S TWIS0 : NS	US	SA	Two-wire interface slave 0
8	0x50008000 0x40008000	UARTE	UARTEO : S UARTEO : NS	US	SA	Universal asynchronous receiver/transmitter with EasyDMA 0



ID	Base address	Peripheral	Instance	Secure mapping	DMA security	Description
9	0x50009000	SPIM	SPIM1 : S	US	SA	SPI master 1
	0x40009000		SPIM1 : NS			
9	0x50009000 0x40009000	SPIS	SPIS1 : S SPIS1 : NS	US	SA	SPI slave 1
9	0x50009000 0x40009000	TWIM	TWIM1 : S TWIM1 : NS	US	SA	Two-wire interface master 1
9	0x50009000 0x40009000	TWIS	TWIS1: S TWIS1: NS	US	SA	Two-wire interface slave 1
9	0x50009000 0x40009000	UARTE	UARTE1: S UARTE1: NS	US	SA	Universal asynchronous receiver/transmitter with EasyDMA 1
10	0x5000A000 0x4000A000	SPIM	SPIM4 : S SPIM4 : NS	US	SA	SPI master 4 (high-speed)
11	0x5000B000 0x4000B000	SPIM	SPIM2 : S SPIM2 : NS	US	SA	SPI master 2
11	0x5000B000 0x4000B000	SPIS	SPIS2 : S SPIS2 : NS	US	SA	SPI slave 2
11	0x5000B000 0x4000B000	TWIM	TWIM2 : S TWIM2 : NS	US	SA	Two-wire interface master 2
11	0x5000B000 0x4000B000	TWIS	TWIS2 : S TWIS2 : NS	US	SA	Two-wire interface slave 2
11	0x5000B000 0x4000B000	UARTE	UARTE2 : S UARTE2 : NS	US	SA	Universal asynchronous receiver/transmitter with EasyDMA 2
12	0x5000C000 0x4000C000	SPIM	SPIM3 : S SPIM3 : NS	US	SA	SPI master 3
12	0x5000C000 0x4000C000	SPIS	SPIS3 : S SPIS3 : NS	US	SA	SPI slave 3
12	0x5000C000 0x4000C000	TWIM	TWIM3 : S TWIM3 : NS	US	SA	Two-wire interface master 3
12	0x5000C000 0x4000C000	TWIS	TWIS3 : S TWIS3 : NS	US	SA	Two-wire interface slave 3
12	0x5000C000 0x4000C000	UARTE	UARTE3 : S UARTE3 : NS	US	SA	Universal asynchronous receiver/transmitter with EasyDMA 3
13	0x5000D000	GPIOTE	GPIOTE0	S	NA	GPIO tasks and events
14	0x5000E000 0x4000E000	SAADC	SAADC : S SAADC : NS	US	SA	Successive approximation analog-to-digital converter
15	0x5000F000 0x4000F000	TIMER	TIMER0 : S TIMER0 : NS	US	NA	Timer 0
16	0x50010000 0x40010000	TIMER	TIMER1 : S TIMER1 : NS	US	NA	Timer 1
17	0x50011000 0x40011000	TIMER	TIMER2 : S TIMER2 : NS	US	NA	Timer 2
20	0x50014000 0x40014000	RTC	RTC0 : S RTC0 : NS	US	NA	Real time counter 0
21	0x50015000 0x40015000	RTC	RTC1 : S RTC1 : NS	US	NA	Real time counter 1
23	0x50017000 0x40017000	DPPIC	DPPIC : S DPPIC : NS	SPLIT	NA	DPPI controller
24	0x50018000 0x40018000	WDT	WDT0 : S WDT0 : NS	US	NA	Watchdog timer 0
25	0x50019000 0x40019000	WDT	WDT1 : S WDT1 : NS	US	NA	Watchdog timer 1
26	0x5001A000 0x4001A000	COMP	COMP : S COMP : NS	US	NA	Comparator



ID	Base address	Peripheral	Instance	Secure mapping	DMA security	Description
26	0x5001A000	LPCOMP	LPCOMP : S	US	NA	Low-power comparator
20	0x4001A000		LPCOMP : NS		,	poner comparator
27	0x5001B000 0x4001B000	EGU	EGU0 : S EGU0 : NS	US	NA	Event generator unit 0
28	0x5001C000 0x4001C000	EGU	EGU1 : S EGU1 : NS	US	NA	Event generator unit 1
29	0x5001D000 0x4001D000	EGU	EGU2 : S EGU2 : NS	US	NA	Event generator unit 2
30	0x5001E000 0x4001E000	EGU	EGU3 : S EGU3 : NS	US	NA	Event generator unit 3
31	0x5001F000 0x4001F000	EGU	EGU4 : S EGU4 : NS	US	NA	Event generator unit 4
32	0x50020000 0x40020000	EGU	EGU5 : S EGU5 : NS	US	NA	Event generator unit 5
33	0x50021000 0x40021000	PWM	PWM0 : S PWM0 : NS	US	SA	Pulse width modulation unit 0
34	0x50022000 0x40022000	PWM	PWM1 : S PWM1 : NS	US	SA	Pulse width modulation unit 1
35	0x50023000 0x40023000	PWM	PWM2 : S PWM2 : NS	US	SA	Pulse width modulation unit 2
36	0x50024000 0x40024000	PWM	PWM3 : S PWM3 : NS	US	SA	Pulse width modulation unit 3
38	0x50026000 0x40026000	PDM	PDM0 : S PDM0 : NS	US	SA	Pulse density modulation (digital microphone) interface
40	0x50028000 0x40028000	12S	12S0 : S 12S0 : NS	US	SA	Inter-IC sound interface
42	0x5002A000 0x4002A000	IPC	IPC : S IPC : NS	US	NA	Interprocessor communication
43	0x5002B000 0x4002B000	QSPI	QSPI : S QSPI : NS	US	SA	External memory (quad serial peripheral) interface
45	0x5002D000 0x4002D000	NFCT	NFCT : S NFCT : NS	US	SA	Near field communication tag
47	0x4002F000	GPIOTE	GPIOTE1	NS	NA	GPIO tasks and events
48	0x50030000 0x40030000	MUTEX	MUTEX : S MUTEX : NS	US	NA	Mutual exclusive hardware support
51	0x50033000 0x40033000	QDEC	QDEC0 : S QDEC0 : NS	US	NA	Quadrature decoder 0
52	0x50034000 0x40034000	QDEC	QDEC1 : S QDEC1 : NS	US	NA	Quadrature decoder 1
54	0x50036000 0x40036000	USBD	USBD : S USBD : NS	US	SA	Universal serial bus device
55	0x50037000 0x40037000	USBREG	USBREGULATOR : S USBREGULATOR : NS	US	NA	USB regulator control
57	0x50039000 0x40039000	KMU	KMU : S KMU : NS	SPLIT	NA	Key management unit
57	0x50039000 0x40039000	NVMC	NVMC : S NVMC : NS	SPLIT	NA	Non-volatile memory controller
66	0x50842500 0x40842500	GPIO	P0 : S P0 : NS	SPLIT	NA	General purpose input and output, port 0
66	0x50842800 0x40842800	GPIO	P1 : S P1 : NS	SPLIT	NA	General purpose input and output, port 1



ID	Base address	Peripheral	Instance	Secure mapping	DMA security	Description
68	0x50844000	CRYPTOCELL	CRYPTOCELL	S	NSA	CryptoCell subsystem control interface
129	0x50081000 0x40081000	VMC	VMC : S VMC : NS	US	NA	Volatile memory controller
N/A	0x00F00000	CACHEDATA	CACHEDATA	S	NA	Cache data
N/A	0x00F08000	CACHEINFO	CACHEINFO	S	NA	Cache info
N/A	0x00FF0000	FICR	FICR	S	NA	Factory information configuration registers
N/A	0x00FF8000	UICR	UICR	S	NA	User information configuration registers
N/A	0xE0042000	CTI	СТІ	S	NA	Cross-trigger interface
N/A	0xE0080000	TAD	TAD	S	NA	Trace and debug control

Table 30: Instantiation table

5.4 Core components

5.4.1 CACHE — Instruction/data cache

The cache is two-way set associative with a least recently used (LRU) replacement policy. Both instruction and data accesses towards flash memory or XIP code regions are cached.

The cache has the following features:

- 128-bit cache line
- Configurable as a cache or general purpose RAM
- Hit/miss counters per NVM region and access type (instruction or data)
- Readable cache content (for profiling)
 - Data, tag, valid, and most recently used (MRU) bits
 - Can be disabled when not in use
- Manual invalidation and erase support
- Locking cache updates on cache misses






Figure 27: Cache overview

In Cache mode (MODE=Cache), instruction and data accesses from the CPU over the code bus towards internal or external flash, are cached. The contents of the cache, i.e. data, tag, valid, and MRU bits, are memory mapped, see Cache content on page 110. This can be used for performance profiling of code running in the system. Access to the cache content region is read-only by default, but can be blocked by enabling a lock bit in DEBUGLOCK on page 115. Preventing cache content updates on cache misses can be enabled through register DEBUGLOCK on page 115. When enabled, cache content is not replaced, but kept intact. The cache is still enabled and provides fast instruction and data fetches for cached content.

Access to internal or external flash memory will not be cached when in Ram mode (MODE=Ram). Instead, the cache data content, as described in Cache content on page 110, can be used as read/write RAM.

5.4.1.1 Cache content

Cache information is divided into cache info content and cache data content.

Cache info content is organized in memory as shown in the following figure.






Figure 28: Cache info content

The V field contains the bit that indicates if a cache entry is valid or not. All V fields are cleared when invalidating the cache using register INVALIDATE on page 114, when disabling the cache using register ENABLE on page 113, or when changing MODE from Ram to Cache. The MRU field indicates which way was used most recently in the set. The MRU bit is updated on each fetch from the cache and is used for the cache replacement policy. The Tag field is used to check if an entry in the cache matches the address being fetched.

The following figure shows how the cache data content is organized in memory.




Figure 29: Cache data content

Each set consists of two ways, each containing 128 bits of data. The 128-bit data is available as 4x32-bit words in sequential order. When operating in Ram mode (MODE = Ram), the data is accessible as general purpose RAM.

The cache info and cache data content are memory mapped in the CACHEINFO and CACHEDATA regions. These can be accessed in the CACHEINFO registers and CACHEDATA registers respectively.



5.4.1.2 Profiling

The cache includes profiling counters IHIT, IMISS, DHIT, and DMISS for both flash and execute-in-place (XIP).

Cache performance on executed code is indicated by these counters when enabled through PROFILINGENABLE on page 114. The counters can be cleared at any time using PROFILINGCLEAR on page 114. Writing to this register will clear all profiling counters. After being cleared, the counters will increment at the next instruction, or data fetch, according to the rules in the following table.

Profiling counter	Description
IHIT	Increased on a cache hit for instruction fetch
IMISS	Increased on a cache miss for instruction fetch
DHIT	Increased on a cache hit for data fetch (i.e. LOAD type instruction targeting the cache region)
DMISS	Increased on a cache miss for data fetch (i.e. LOAD type instruction targeting the cache region)

Table 31: Profiling counters

5.4.1.3 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50001000 APPLICATION	N CACHE	CACHE	S	NA	Cache	

Table 32: Instances

Register	Offset	Security	Description
PROFILING[n].IHIT	0x400		Instruction fetch cache hit counter for cache region n, where n=0 means Flash and n=1
			means XIP.
PROFILING[n].IMISS	0x404		Instruction fetch cache miss counter for cache region n, where n=0 means Flash and
			n=1 means XIP.
PROFILING[n].DHIT	0x408		Data fetch cache hit counter for cache region n, where n=0 means Flash and n=1
			means XIP.
PROFILING[n].DMISS	0x40C		Data fetch cache miss counter for cache region n, where n=0 means Flash and n=1
			means XIP.
ENABLE	0x500		Enable cache.
INVALIDATE	0x504		Invalidate the cache.
ERASE	0x508		Erase the cache.
PROFILINGENABLE	0x50C		Enable the profiling counters.
PROFILINGCLEAR	0x510		Clear the profiling counters.
MODE	0x514		Cache mode.
			Switching from Cache to Ram mode causes the RAM to be cleared.
			Switching from RAM to Cache mode causes the cache to be invalidated.
DEBUGLOCK	0x518		Lock debug mode.
ERASESTATUS	0x51C		Cache erase status.
WRITELOCK	0x520		Lock cache updates. Prevents updating of cache content on cache misses, but will
			continue to lookup instruction/data fetches in content already present in the cache.
			Ignored in RAM mode.


Table 33: Register overview

5.4.1.3.1 PROFILING[n].IHIT (n=0..1)

Address offset: $0x400 + (n \times 0x20)$




Instruction fetch cache hit counter for cache region n, where n=0 means Flash and n=1 means XIP.



5.4.1.3.2 PROFILING[n].IMISS (n=0..1)

Address offset: $0x404 + (n \times 0x20)$


Instruction fetch cache miss counter for cache region n, where n=0 means Flash and n=1 means XIP.



5.4.1.3.3 PROFILING[n].DHIT (n=0..1)

Address offset: $0x408 + (n \times 0x20)$


Data fetch cache hit counter for cache region n, where n=0 means Flash and n=1 means XIP.



5.4.1.3.4 PROFILING[n].DMISS (n=0..1)

Address offset: $0x40C + (n \times 0x20)$

Data fetch cache miss counter for cache region n, where n=0 means Flash and n=1 means XIP.




5.4.1.3.5 ENABLE

Address offset: 0x500

Enable cache.





5.4.1.3.6 INVALIDATE

Address offset: 0x504 Invalidate the cache.

Bit n	umber			31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	INVALIDATE			Invalidate the cache
			Invalidate	1	Invalidate the cache

5.4.1.3.7 ERASE

Address offset: 0x508 Erase the cache.

Bit n	umber			31 30	29 2	8 27 2	6 25	24	23 2:	2 21	L 20	19 1	.8 17	16	15	14 13	3 12	11 1	0 9	8	7	6 5	4	3	2 1	١ 0
ID	D																									Α
Rese	t 0x000	00000		0 0	0 0	0 0	0	0	0 0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0 0	0	0	0 0	0
ID									Desc																	
Α	W	ERASE							Eras	e th	e ca	che														
			Erase	1					Erase	e ca	che															

5.4.1.3.8 PROFILINGENABLE

Address offset: 0x50C

Enable the profiling counters.

Bit n	umber			31 30 29 28 3	27 26 25 2	4 23 22 2	21 20 1	9 18	17 16	5 15 1	4 13	12 13	1 10	9 8	7	6	5 4	3	2	1 0
ID																				Α
Rese	t 0x000	00000		0 0 0 0	0 0 0 0	0 0	0 0	0 0	0 0	0 (0 0	0 0	0	0 0	0	0	0 0	0	0	0 0
ID																				
Α	RW	ENABLE				Enable	the p	rofilir	ıg coı	unter	S									
			Disable	0		Disable	e profi	ling												
			Enable	1		Enable	profil	ing												


5.4.1.3.9 PROFILINGCLEAR

Address offset: 0x510

Clear the profiling counters.

The profiling counters can be cleared at any time. When cleared, all profiling counters will be set to zero, and will increment at the next instruction or data fetch.






5.4.1.3.10 MODE

Address offset: 0x514

Cache mode.

Switching from Cache to Ram mode causes the RAM to be cleared.

Switching from RAM to Cache mode causes the cache to be invalidated.




5.4.1.3.11 DEBUGLOCK

Address offset: 0x518


Lock debug mode.

This register is ignored when CACHE is used in RAM mode. Once this register has been set to Locked, the debug mode can only be unlocked by resetting the device.



5.4.1.3.12 ERASESTATUS

Address offset: 0x51C Cache erase status.






5.4.1.3.13 WRITELOCK

Address offset: 0x520

Lock cache updates. Prevents updating of cache content on cache misses, but will continue to lookup instruction/data fetches in content already present in the cache.

Ignored in RAM mode.



5.4.1.4 Electrical specification

5.4.1.4.1 Cache size

Symbol	Description	Min.	Тур.	Max.	Units
Size _{CACHEDATA}	CACHEDATA size		8192		Bytes

5.4.1.5 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x00F08000 APPLICATION	N CACHEINFO	CACHEINFO	S	NA	Cache info	


Table 34: Instances

Register	Offset	Security	Description
SET[n].WAY[o]	0x0		Cache information for SET[n], WAY[o].

Table 35: Register overview

5.4.1.5.1 SET[n].WAY[o] (n=0..255) (o=0..1)

Address offset: $0x0 + (n \times 0x8) + (o \times 0x4)$ Cache information for SET[n], WAY[o].





5.4.1.6 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x00F00000 APPLICATION	CACHEDATA	CACHEDATA	S	NA	Cache data	

Table 36: Instances

Register	Offset	Security	Description
SET[n].WAY[o].DATA0	0x0		Cache data bits [31:0] of SET[n], WAY[o].
SET[n].WAY[o].DATA1	0x4		Cache data bits [63:32] of SET[n], WAY[o].
SET[n].WAY[o].DATA2	0x8		Cache data bits [95:64] of SET[n], WAY[o].
SET[n].WAY[o].DATA3	0xC		Cache data bits [127:96] of SET[n], WAY[o].

Table 37: Register overview

5.4.1.6.1 SET[n].WAY[o].DATA0 (n=0..255) (o=0..1)

Address offset: $0x0 + (n \times 0x20) + (o \times 0x10)$ Cache data bits [31:0] of SET[n], WAY[o].

Δ	RW/	,	Data										Г	Data	a .																			
ID																																		
Res	et 0x0	0000	0000			0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 () (0	0
ID						А	Α	Α	Α	Α	Α	Α	A .	4 Α	Α Α	A A	Α	Α	Α	Α	Α	Α	A A	Δ Δ	A	Α	Α	Α	Α	Α	A A	A A	Α Α	Α
Bit r	numbe	er				3	1 30	29	28 :	27 :	26 2	25 2	24 2	3 2	2 2	1 20	19	18	17	16	15	14 1	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	0

5.4.1.6.2 SET[n].WAY[o].DATA1 (n=0..255) (o=0..1)

Address offset: $0x4 + (n \times 0x20) + (o \times 0x10)$ Cache data bits [63:32] of SET[n], WAY[o].

A RW	Data							Г)ata	a																	
ID R/W																											
Reset 0x00	000000	0	0	0 0	0	0	0	0	0 0	0	0	0	0 (0	0	0	0	0 0	0	0	0	0	0 0	0	0	0 (0 0
ID		Α	A	A A	A A	Α	A	A A	4 Δ	A A	A	Α	A A	A A	A	Α	A	Д Д	А	Α	Α.	Α,	Δ Δ	A	Α	Α /	4 A
Bit number		31	30 2	29 2	8 27	26 2	25 2	24 2	3 2	2 2:	1 20	19	18 1	7 1	6 15	14	13 1	.2 1	1 10	9	8	7	6 5	4	3	2	1 0

5.4.1.6.3 SET[n].WAY[o].DATA2 (n=0..255) (o=0..1)

Address offset: $0x8 + (n \times 0x20) + (o \times 0x10)$ Cache data bits [95:64] of SET[n], WAY[o].


A RW	Data)ata																			
ID R/W																												
Reset 0x00	000000	0 (0 0	0	0	0	0 () (0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 0	0	0	0	0 0
ID		Α /	4 A	Α	Α	A	A A	Α Α	Δ Δ	A	A	Α	Α	Α	Α	Α	Δ /	A A	Α	Α	Α	Α.	Δ,	Δ Α	A	Α	Α	A A
Bit number		313	0 29	28	27 :	26 2	25 2	4 2	3 2	2 21	1 20	19	18	17	16 :	15 1	4 1	3 12	2 11	. 10	9	8	7	6 5	4	3	2	1 0

5.4.1.6.4 SET[n].WAY[o].DATA3 (n=0..255) (o=0..1)

Address offset: $0xC + (n \times 0x20) + (o \times 0x10)$



Cache data bits [127:96] of SET[n], WAY[o].



5.4.2 FICR — Factory information configuration registers

Factory information configuration registers (FICR) are pre-programmed in factory and cannot be erased by the user. These registers contain chip-specific information and configuration.

Note: FICR is not accessible from the network core.

5.4.2.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x00FF0000 APPLICATIO	N FICR	FICR	S	NA	Factory information	
					configuration registers	

Table 38: Instances

Register	Offset	Security	Description
INFO.CONFIGID	0x200		Configuration identifier
INFO.DEVICEID[n]	0x204		Device identifier
INFO.PART	0x20C		Part code
INFO.VARIANT	0x210		Part Variant, Hardware version and Production configuration
INFO.PACKAGE	0x214		Package option
INFO.RAM	0x218		RAM variant
INFO.FLASH	0x21C		Flash variant
INFO.CODEPAGESIZE	0x220		Code memory page size in bytes
INFO.CODESIZE	0x224		Code memory size
INFO.DEVICETYPE	0x228		Device type
TRIMCNF[n].ADDR	0x300		Address of the PAR register which will be written
TRIMCNF[n].DATA	0x304		Data
NFC.TAGHEADER0	0x450		Default header for NFC Tag. Software can read these values to populate
			NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.
NFC.TAGHEADER1	0x454		Default header for NFC Tag. Software can read these values to populate
			NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.
NFC.TAGHEADER2	0x458		Default header for NFC Tag. Software can read these values to populate
			NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.
NFC.TAGHEADER3	0x45C		Default header for NFC Tag. Software can read these values to populate
			NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.
TRNG90B.BYTES	0xC00		Amount of bytes for the required entropy bits
TRNG90B.RCCUTOFF	0xC04		Repetition counter cutoff
TRNG90B.APCUTOFF	0xC08		Adaptive proportion cutoff
TRNG90B.STARTUP	0xC0C		Amount of bytes for the startup tests
TRNG90B.ROSC1	0xC10		Sample count for ring oscillator 1
TRNG90B.ROSC2	0xC14		Sample count for ring oscillator 2
TRNG90B.ROSC3	0xC18		Sample count for ring oscillator 3
TRNG90B.ROSC4	0xC1C		Sample count for ring oscillator 4



Register	Offset	Security	Description
XOSC32MTRIM	0xC20		XOSC32M capacitor selection trim values

Table 39: Register overview

5.4.2.1.1 INFO.CONFIGID

Address offset: 0x200 Configuration identifier

^	R	HWID		Identification number	for the HW					
ID										
Rese	et OxFFFI	FFFFF	1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1	111111	1 1 1	1 1	1 1	1 :	1 1 1
ID					A A A A A .	AAA	А А	A A	Α /	А А А
Bit n	umber		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 1	.6 15 14 13 12 11 1	10 9 8	7 6	5 4	3 :	2 1 0

5.4.2.1.2 INFO.DEVICEID[n] (n=0..1)

Address offset: $0x204 + (n \times 0x4)$

Device identifier

Bit n	umber		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A	A A A A A A A A A A A A A A A A A A A
Rese	t OxFFF	FFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	R	DEVICEID		64 bit unique device identifier

DEVICEID[0] contains the least significant bits of the device identifier. DEVICEID[1] contains the most significant bits of the device identifier.

5.4.2.1.3 INFO.PART

Address offset: 0x20C

Part code

Bit n	umber			313	0 2	9 28	3 27	26	25	24 2	23 2	22 2	1 20	0 19	18	17	16 1	.5 1	4 13	12	11	10	9 8	7	6	5	4	3 2	2 1	0
ID				A A	۱ ۸	4 A	Α	Α	Α	Α.	A ,	A A	A A	A	Α	Α	A	4 Δ	A	Α	Α	Α.	A A	A	Α	Α	Α	A A	A A	Α
Rese	t 0x000	005340		0 0) (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0 1	0	1	0	0	1 1	0	1	0	0	0 (0	0
ID																														
Α	R	PART								F	Part	t co	de																	
			N5340	0x53	340)				ı	nRF	534	0																	
			Unspecified	0xFF	FF	FFF	:			ι	Jns	pec	ifie	d																

5.4.2.1.4 INFO.VARIANT

Address offset: 0x210

4406_640 v1.1

Part Variant, Hardware version and Production configuration



Bit n	umber			31	30	29	28	27 2	26 2	25 2	24 2	23 2	22 2	21 2	0 1	9 18	3 17	16	15	14	13	12 :	11 1	.0 9	8	7	6	5	4	3 2	1	0
ID				Α	Α	Α	Α	A	Α.	Α	Α	Α	Α.	A A	Δ ,	A A	Α	Α	Α	Α	Α	Α	A	Δ Δ	Α	Α	Α	Α	Α.	A A	Α	Α
Rese	t OxFFF	FFFFF		1	1	1	1	1	1	1	1	1	1	1 :	1 :	l 1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1 1	1	1
ID																																
Α	R	VARIANT									1	Par	t Va	iria	nt,	Har	dwa	are	ver	sioı	n ar	nd F	roc	uct	on							
											(con	figu	urat	ion	, en	coc	led	as.	ASC	CII											
			QKAA	0x!	514	₽B4	141	-			(QK	AA																			
			CLAA	0x4	434	IC4	141				(CLA	Α																			

5.4.2.1.5 INFO.PACKAGE

Address offset: 0x214

Package option

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A	A A A A A A A A A A A A A A A A A A A
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	R	PACKAGE			Package option
Α	R	PACKAGE	QK	0x2000	Package option QKxx - 94-pin aQFN
Α	R	PACKAGE	QK CL	0x2000 0x2005	

5.4.2.1.6 INFO.RAM

Address offset: 0x218

RAM variant

Bit n	umber			31	30	29 2	8 27	7 26	25	24	23	22 2	21 2	20 1	9 1	8 1	7 1	5 1	5 14	113	12	11	10	9	8	7	6	5 -	4 3	2	1	0
ID				Α	Α	Α /	4 A	Α	Α	Α	Α	Α	Α.	A A	Δ	4 /	\ A	. Δ	Α	Α	Α	Α	Α	Α	A .	Д	A A	Α.	A A	A	Α	Α
Rese	t OxFFF	FFFFF		1	1	1 :	1 1	1	1	1	1	1	1	1	1 :	1 :	l 1	. 1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	1	1
ID											De																					
Α	R	RAM									RA	Μv	aria	ant																		
			K16	0x	10						16	kBy	te I	RAN	Л																	
			K32	0x	20						32	kBy	te I	RAN	Л																	
			K64	0x	40						64	kBy	te I	RAN	Л																	
			K128	0x	80						12	8 kE	Byte	RA	М																	
			K256	0x	100						25	6 kE	Byte	RA	М																	
			K512	0x	200						51	2 kE	Byte	RA	М																	
			Unspecified	0x	FFF	FFF	F				Un	spe	cifi	ed																		

5.4.2.1.7 INFO.FLASH

Address offset: 0x21C

Flash variant



Bit n	umber			31	30	29	28	27 2	6 25	24	23	22 2	21	20 1	.9 1	8 17	7 16	15	14	13 :	12 1	.11	0 9	8	7	6	5	4	3 2	2 1	0
ID				Α	Α	Α	Α	A	4 A	Α	Α	Α	Α	A	Α /	4 A	Α	Α	Α	Α	A	Δ ,	λ A	Α	Α	Α	Α	A	Δ ,	Δ Δ	A
Rese	t OxFFFI	FFFF		1	1	1	1	1 :	1 1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1 1	L 1	1	1	1	1	1	1 1	l 1	. 1
ID																															
Α	R	FLASH									Fla	sh v	/ari	ant																	
			K128	0x8	30						128	3 kE	Byte	e FL	ASF	ł															
			K256	0x1	100)					256	5 kE	Byte	e FL	ASF	ł															
			K512	0x2	200)					512	2 kE	Byte	e FL	ASF	ł															
			K1024	0x4	100)					1 N	⁄ΙВу	te	FLA	SH																
			K2048	0x8	300)					2 ٨	⁄ΙВу	te	FLA	SH																
			Unspecified	0xF	FF	FFF	FF				Un	spe	cifi	ed																	

5.4.2.1.8 INFO.CODEPAGESIZE

Address offset: 0x220

Code memory page size in bytes

Bit n	umber			31	30	29 2	28 27	7 26	5 25	24	23	22	21 2	20 1	.9 18	3 17	16	15	14 1	3 12	2 11	10	9 8	3 7	6	5	4	3 2	1	0
ID				Α	Α	Α	ΑА	A	A	Α	Α	Α	A	A A	4 Δ	A	Α	Α	A A	A A	Α	A	Δ Α	A A	Α	Α	Α.	4 А	Α	Α
Rese	t 0x000	01000		0	0	0	0 0	0	0	0	0	0	0 (0 (0 0	0	0	0	0 () 1	0	0	0 (0	0	0	0	0 0	0	0
ID																														
Α	R	CODEPAGESIZE									Со	de ı	men	nor	ура	age	size	in	oyte	s										
			K4096	0x2	100	0					4 k	Byt	:e																	

5.4.2.1.9 INFO.CODESIZE

Address offset: 0x224 Code memory size

Bit numbe	r		31	30	29 2	28 2	7 26	25	24	23	22	21 2	20 1	9 18	3 17	16	15	14 1	.3 12	11	10 9	9 8	7	6	5	4	3	2 1	0
ID			Α	Α	Α	A A	A	Α	Α	Α	Α	Α.	A A	4 A	Α	Α	Α	A	А А	Α	Α /	4 Α	A	Α	Α	Α	Α /	4 A	Α
Reset 0x0	0000100		0	0	0	0 0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0 0	0	0 (0 1	0	0	0	0	0 (0 0	0
ID R/W																													
A R	CODESIZE									Cod	de ı	mer	nor	y siz	e in	nu	mb	er c	f pa	ges									
										Tot	al c	code	e sp	ace	is: (COD)EP/	٩GE	SIZE	* C	ODE	SIZE	by	tes					
		P256	25	6						256	6 ра	ages	S																

5.4.2.1.10 INFO.DEVICETYPE

Address offset: 0x228

Device type

Bit n	umber			31 30 2	29 28	27 2	6 25	24	23 2	2 21	. 20	19	18 1	7 16	15	14 1	3 12	11	10 9	8	7	6	5	4 3	2	1 0
ID				A A	А А	Α ,	A A	Α	A A	4 A	Α	Α	A A	A	Α	A A	A A	Α	A A	A	Α	Α	Α	A A	A	A A
Rese	et 0x000	00000		0 0	0 0	0 (0 0	0	0 (0 0	0	0	0 (0	0	0 (0	0	0 0	0	0	0	0	0 (0	0 0
ID																										
Α	R	DEVICETYPE							Dev	ice t	ype	:														
			Die	0x0000	0000				Dev	ice i	s an	ph	ysica	l DII	E											
			FPGA	0xFFFF	FFFFF	:			Dev	ice i	s an	FP	GΑ													





5.4.2.1.11 TRIMCNF[n].ADDR (n=0..31)

Address offset: $0x300 + (n \times 0x8)$

Address of the PAR register which will be written

Δ	R	Address		Address
ID				
Rese	t OxFFFI	FFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID			A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

5.4.2.1.12 TRIMCNF[n].DATA (n=0..31)

Address offset: $0x304 + (n \times 0x8)$

Data

Δ	R	Data								Dat	a to	n he	۰w ح	ritte	n ir	nto 1	he.	PΔR	rec	iste	r								
ID										Des																			
Res	et OxFFF	FFFFF	1	1 1	l 1	1	1	1	1	1	1	1 :	1	1 1	. 1	1	1	1 :	1 1	. 1	1	1	1 1	1	1 1	1	1	1	1 1
ID			Α	A A	A A	A	Α	Α	Α	Α	Α	A A	Α,	ДД	\ A	Α	Α	A A	4 Δ	A	Α	Α	A A	۱ ۸	Α Α	Α	Α	Α	А А
Bit r	umber		31	30 2	9 28	3 27	26	25	24 2	23 2	22 2	21 2	20 1	9 1	8 17	16	15	14 1	3 1	2 11	. 10	9	8 7	7 (5 5	4	3	2	1 0

5.4.2.1.13 NFC.TAGHEADER0

Address offset: 0x450


Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.

Bit n	umber		313	30 29	9 28	27	26 2	5 24	23	22	21	20 1	19 1	8 17	' 16	15	14 1	3 12	11	10 9	8	7	6	5	4	3 2	1	0
ID			D	D C	D	D	D [D	С	С	С	С	C C	: c	С	В	ВЕ	В	В	ВЕ	В	Α	Α	Α	Α	A A	A	Α
Rese	t OxFFF	FFF5F	1	1 1	. 1	1	1 1	1	1	1	1	1	1 1	. 1	1	1	1 1	. 1	1	1 1	. 1	0	1	0	1	1 1	. 1	1
ID																												
Α	R	MFGID							De	efau	ılt N	⁄lan	ufac	tur	er II	D: N	ordi	c Se	mic	ondu	ıcto	r AS	A h	nas				
									IC	M 0	x5F																	
В	R	UD1							Ur	niqu	ie id	dent	tifie	r by	te 1													
С	R	UD2							Ur	niqu	ıe ic	dent	tifie	r by	te 2													
D	R	UD3							Ur	niqu	ie ic	dent	tifie	r by	te 3	1												

5.4.2.1.14 NFC.TAGHEADER1

Address offset: 0x454

Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.






5.4.2.1.15 NFC.TAGHEADER2

Address offset: 0x458

Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST,

NFCID1_2ND_LAST and NFCID1_LAST.



5.4.2.1.16 NFC.TAGHEADER3

Address offset: 0x45C

Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST,

NFCID1_2ND_LAST and NFCID1_LAST.

Bit n	umber		31 30 29 28 27 26	5 24 23 22 21 20 19 18 17 1	16 15 14 13 12 11 10	9 8 7 6	5 4 3	3 2 1 0
ID			D D D D D	D C C C C C C C	C B B B B B B	B B A A	A A A	AAAA
Rese	t OxFFF	FFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1	1 1 1	1 1 1 1
ID								
A-D	R	UD[i] (i=1215)		Unique identifier byte	e i			

5.4.2.1.17 TRNG90B.BYTES

Address offset: 0xC00

Amount of bytes for the required entropy bits

Bit n	umber		31	30	29 :	28 2	7 2	6 2	5 2	4 2	23 2	2 2	1 2	0 1	9 1	8 17	16	5 15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	1	0
ID			Α	Α	Α	Α /	4 /	4 /	Α,	Δ.	Α,	4 /	Δ,	Δ Α	A /	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	Α.	Α
Rese	t 0x000	000210	0	0	0	0 () (0 (0 (0	0	0 (0 () () (0	0	0	0	0	0	0	0	1	0	0	0	0	1 (0	0	0
ID																																
Α	R	BYTES								-	١m٥	our	nt o	f by	/tes	for	th	e re	qu	ired	l en	itro	ру	bit	5							

5.4.2.1.18 TRNG90B.RCCUTOFF

Address offset: 0xC04
Repetition counter cutoff

Α	R	RCCUTOFF		Repetition counter cutoff
ID				
Res	et OxFFF	FFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID			A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit r	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

5.4.2.1.19 TRNG90B.APCUTOFF

Address offset: 0xC08

Adaptive proportion cutoff



ID	1 1 1 1 1 1 1
	1 1 1 1 1 1 1
A A A A A A A A A A A A A A A A A A A	
	A A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1

5.4.2.1.20 TRNG90B.STARTUP

Address offset: 0xC0C

Amount of bytes for the startup tests

ID A	R/W	Field STARTUP	Value ID	Value	Description Amount of bytes for the startup tests
Rese	et OxFFF				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				$A \ A \ A \ A \ A \ A \ A$	A A A A A A A A A A A A A A A A A A A
Bit n	number			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

5.4.2.1.21 TRNG90B.ROSC1

Address offset: 0xC10

Sample count for ring oscillator 1

Λ D	ROSC1	Sample cour	int for ring oscillator 1	
ID R/W				
Reset 0xFFFF	FFFF	1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	l 1
ID		A A A A A A A A A A A	A A A A A A A A A A A A A A A A A A A	A A
Bit number		31 30 29 28 27 26 25 24 23 22 21 20	19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	L O

5.4.2.1.22 TRNG90B.ROSC2

Address offset: 0xC14

Sample count for ring oscillator 2

Bit n	umber		31	30 2	29 2	8 27	7 26	25	24	23 2	22 2	21 2	0 19	18	17	16 1	5 14	13	12 1	.11	0 9	8	7	6	5 -	4 3	2	1 0
ID			Α	Α	A A	A A	Α	Α	Α	Α	A	A A	A	Α	Α	A A	A A	Α	Α.	4 Α	A A	Α	Α	Α	Α.	4 Α	A	A A
Rese	t OxFFF	FFFFF	1	1	1 1	1	1	1	1	1	1	1 1	1	1	1	1 1	1	1	1	1 1	l 1	1	1	1	1	1 1	1	1 1
ID										Des																		
Α	R	ROSC2								San	nple	e co	unt	for	ring	osc	illat	or 2	!									

5.4.2.1.23 TRNG90B.ROSC3

Address offset: 0xC18

Sample count for ring oscillator 3

Bit number	31 30 29 28 27	26 25 24 23 22 21 20 19	9 18 17 16 15 14 13 12	111098765	4 3 2 1 0
ID	A A A A A	A A A A A A A	. A A A A A A	A A A A A A	A A A A A
Reset 0xFFFFFFF	1 1 1 1 1	1 1 1 1 1 1 1 1	1111111	1 1 1 1 1 1 1	1 1 1 1 1
ID R/W Field					

A R ROSC3 Sample count for ring oscillator 3





5.4.2.1.24 TRNG90B.ROSC4

Address offset: 0xC1C

Sample count for ring oscillator 4




5.4.2.1.25 XOSC32MTRIM

Address offset: 0xC20

XOSC32M capacitor selection trim values

Note: To enable the optional internal capacitors on XC1 and XC2 pins, see to the "Using internal capacitors" section of the OSCILLATORS chapter.



5.4.3 UICR — User information configuration registers

The user information configuration registers (UICRs) are non-volatile memory (NVM) registers for configuring user specific settings and storing secure cryptographic keys or OTP values.

The cryptographic key part of the UICR (addresses starting at 0x100 and higher) is handled by the Key Management Unit (KMU), see KMU — Key management unit on page 271 for more information.

For information on writing registers, see NVMC — Non-volatile memory controller on page 330 and Memory on page 18.

Note: UICR is not accessible from the network core.

5.4.3.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x00FF8000 APPLICATION	UICR	UICR	S	NA	User information	
					configuration registers	

Table 40: Instances




Register	Offset	Security	Description
APPROTECT	0x000		Access port protection
VREGHVOUT	0x010		Output voltage from the high voltage (VREGH) regulator stage. The maximum output
			voltage from this stage is given as VDDH - VREGHDROP.
HFXOCNT	0x014		HFXO startup counter
SECUREAPPROTECT	0x01C		Secure access port protection
ERASEPROTECT	0x020		Erase protection
TINSTANCE	0x024		SW-DP Target instance
NFCPINS	0x028		Setting of pins dedicated to NFC functionality: NFC antenna or GPIO
OTP[n]	0x100		One time programmable memory
KEYSLOT.CONFIG[n].DEST	0x400		Destination address where content of the key value registers
			(KEYSLOT.KEYn.VALUE[0-3]) will be pushed by KMU. Note that this address must match
			that of a peripherals APB mapped write-only key registers, else the KMU can push this
			key value into an address range which the CPU can potentially read.
KEYSLOT.CONFIG[n].PERM	0x404		Define permissions for the key slot. Bits 0-15 and 16-31 can only be written when
			equal to 0xFFFF.
KEYSLOT.KEY[n].VALUE[o]	0x800		Define bits [31+o*32:0+o*32] of value assigned to KMU key slot.

Table 41: Register overview

5.4.3.1.1 APPROTECT

Address offset: 0x000
Access port protection




5.4.3.1.2 VREGHVOUT

Address offset: 0x010

Output voltage from the high voltage (VREGH) regulator stage. The maximum output voltage from this stage is given as VDDH - VREGHDROP.






5.4.3.1.3 HFXOCNT

Address offset: 0x014 HFXO startup counter

The CLKSTARTED events are generated after the HFXO power up time + the HFXOCNT-defined debounce time + PLL lock time has elapsed. If the HFXO has already been requested by another clock source and is already running, the CLKSTARTED event is generated as soon as the PLL has locked.

Note: When HFXOCNT field of this register is 0xFF, e.g. after UICR being erased, a debounce time of (4*64 us + 0.5 us) is used



5.4.3.1.4 SECUREAPPROTECT

Address offset: 0x01C

Secure access port protection

Bit n	umber			31	. 30	29	28	27 2	6 25	5 24	23	22	21	20 1	19 :	L8 1	7 16	5 15	14	13	12	11	10	9 8	7	6	5	4	3	2	1 0
ID				Α	Α	Α	Α	A	4 A	Α	Α	Α	Α	Α.	Α	А А	A	Α	Α	Α	Α	Α	Α.	Д Д	Α	Α	Α	Α	Α.	Α /	4 A
Rese	t 0x000	00000		0	0	0	0	0 (0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0 0
ID																															
Α	RW	PALL									Blo	ocks	de	bug	gge	r rea	ad/	writ	e a	cce	ss t	o a	ll se	cure	CP	U					
											re	giste	ers	and	l se	cure	m	emo	ory	ma	рре	ed a	ıddı	esse	es.						
											Us	ing	any	/ va	lue	exc	ept	Un	pro	tec	ted	wil	l le	ad to	th.	e					
											pr	otec	tio	n b	ein	g en	abl	ed.													
											Bit	s w	ith	valı	ue	1' c	an b	e v	/rit	ten	to '	'0'.	Bits	wit	h va	lue	'0'				
											ca	nno	t be	e w	ritt	en t	o '1	١.													
			Unprotected	0x	50F	A50	0FA				Ur	pro	tec	ted																	
			Protected	0x	:000	000	000)			Pro	otec	cted	t																	





5.4.3.1.5 ERASEPROTECT

Address offset: 0x020

Erase protection

Bit number			313	30 2	29 28	3 27	26 2	25 2	24 2	23 2	22 23	1 20	0 19	18	17 1	.6 1	.5 1	4 1	3 12	11	10 9	8	7	6	5	4 3	2	1 0
ID			Α .	Α	А А	A	Α	Α	Α.	A ,	A A	A	A A	Α	Α.	Α,	Δ ,	Δ Δ	A	Α	A A	A	Α	Α	Α	A A	A	A A
Reset 0x00	000000		0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0 (0 (0	0	0	0 (0	0	0	0	0 (0	0 0
ID R/W																												
A RW	PALL								E	Bloc	cks N	۱۷N	MC I	ERA	SEA	LL a	and	СТІ	RLA	P ER	ASE	٩LL						
									f	un	ctior	nali	ity.															
									ι	Jsir	ng ai	ny v	valu	e ex	ксер	t U	npı	ote	cte	lw b	l lea	d to	the	e				
									ķ	oro	tecti	ion	bei	ng e	enak	led	l.											
		Unprotected	0xF	FFF	FFFF	F			ι	Jnp	orote	ecte	ed															
		Protected	0x0	00	0000	00			F	ro	tect	ed																

5.4.3.1.6 TINSTANCE

Address offset: 0x024 SW-DP Target instance


Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АААА	
Rese	t OxFFF	FFFFF	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW	TINSTANCE		TINSTANCE bits are negated and used in the SW-DP
				DLPIDR.TINSTANCE field.
				E.g. 0xF in this field is translated to 0x0 in
				DLPIDR.TINSTANCE field.

5.4.3.1.7 NFCPINS

Address offset: 0x028

Setting of pins dedicated to NFC functionality: NFC antenna or GPIO

Note: When used as NFC antenna pin, the corresponding pin must be controlled by the application core, and the GPIO PIN_CNF register initialized to its reset value.




5.4.3.1.8 OTP[n] (n=0..191)

Address offset: $0x100 + (n \times 0x4)$



One time programmable memory




5.4.3.1.9 KEYSLOT.CONFIG[n].DEST (n=0..127)

Address offset: $0x400 + (n \times 0x8)$

Destination address where content of the key value registers (KEYSLOT.KEYn.VALUE[0-3]) will be pushed by KMU. Note that this address must match that of a peripherals APB mapped write-only key registers, else the KMU can push this key value into an address range which the CPU can potentially read.

Note: Writing/reading this register requires the KMU SELECTKEYSLOT register to be set to n+1.




5.4.3.1.10 KEYSLOT.CONFIG[n].PERM (n=0..127)

Address offset: $0x404 + (n \times 0x8)$

Define permissions for the key slot. Bits 0-15 and 16-31 can only be written when equal to 0xFFFF.

Note: Writing/reading this register requires the KMU SELECTKEYSLOT register to be set to n+1.








Bit number		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			D C B A
Reset 0xFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
			Description
	Enabled	1	Enable pushing of key value registers over secure APB.
			Register KEYSLOT.CONFIGn.DEST must contain a valid
			destination address!
D RW STATE			Revocation state for the key slot
			Note that it is not possible to undo a key revocation by
			writing the value '1' to this field
	Revoked	0	Key value registers can no longer be read or pushed
	Active	1	Key value registers are readable (if enabled) and can be
			pushed (if enabled)

5.4.3.1.11 KEYSLOT.KEY[n].VALUE[o] (n=0..127) (o=0..3)

Address offset: $0x800 + (n \times 0x10) + (o \times 0x4)$

Define bits [31+o*32:0+o*32] of value assigned to KMU key slot.

Note: Writing/reading this register requires the KMU SELECTKEYSLOT register to be set to n+1.



5.4.4 AHB multilayer

AHB multilayer enables parallel access paths between multiple masters and slaves in a system. Access is resolved using priorities.

Each bus master is connected to a slave device through one or more interconnection matrixes. The bus masters are assigned priorities that are used to resolve access when two (or more) bus masters request access to the same slave device. The following applies when assigning priorities:

- If two (or more) bus masters request access to the same slave device, the master with the highest priority is granted access first.
- If a higher priority bus master transaction is on-going, bus masters with lower priority are stalled.
 Either until the higher priority master has completed its transaction, or the higher priority master at any point pauses during its transaction. During this pause, the lower priority master in queue is temporarily granted access to the slave device until the higher priority master resumes its activity.
- If a lower priority bus master transaction is on-going, and a master with higher priority requests access to the same slave device, the lower priority bus master is stalled after the current word access has been completed. The slave transaction will continue following the rules above.
- Bus masters that have the same priority are mutually exclusive, and cannot be used concurrently.

Some peripherals, like I2S, do not have a safe stalling mechanism (not able to pause incoming data and no internal data buffering). Being a low priority bus master might cause loss of data for such peripherals upon bus contention. To avoid AHB bus contention when using multiple bus masters, apply one of the following guidelines:

Avoid situations where more than one bus master is accessing the same slave.

NORDIC

• If more than one bus master is accessing the same slave, make sure that the bus bandwidth is not exhausted.

5.4.4.1 AHB multilayer priorities

Each master connected to the AHB multilayer is assigned a default natural priority.

Bus master name	Natural relative priority	In/Out
CPU	Highest priority	I/O
Network core		I/O
125		I/O
PDM		1
UARTEO, SPIMO, SPISO, TWIMO, TWISO		I/O
UARTE1, SPIM1, SPIS1, TWIM1, TWIS1		I/O
UARTE2, SPIM2, SPIS2, TWIM2, TWIS2		I/O
UARTE3, SPIM3, SPIS3, TWIM3, TWIS3		I/O
SAADC		1
PWM0		0
PWM1		0
PWM2		0
PWM3		0
SPIM4		1/0
NFCT		I/O
CC312		I/O
USBD		I/O
QSPI	Lowest priority	1/0

Table 42: AHB bus masters



6 Network core

The network core contains a low-power microcontroller with embedded flash memory and an Arm Cortex-M33 processor.

The network core includes peripherals for efficient implementation of radio protocols such as Bluetooth Low Energy, 802.15.4, and proprietary 2.4 GHz. The following figure provides more information. Arrows with white heads indicate signals that share physical pins with other signals.

6.1 Block diagram

The following image shows the network core block diagram.






Figure 30: Network core block diagram

6.2 CPU

The Arm Cortex-M33 processor has a 32-bit instruction set (Thumb-2 technology) that implements a superset of 16- and 32-bit instructions to maximize code density and performance.



This processor implements several features that enable energy-efficient arithmetic and high-performance signal processing including:

- · Hardware divide
- 8- and 16-bit single instruction multiple data (SIMD) instructions
- Memory Protection Unit (MPU)

The Arm Cortex Microcontroller Software Interface Standard (CMSIS) is implemented and available for the application processor.

Real-time execution is highly deterministic in thread mode, to and from sleep modes, and when handling events at configurable priority levels via the Nested Vectored Interrupt Controller (NVIC).

Executing code from internal or external flash will have a wait state penalty. The instruction cache can be enabled to minimize flash wait states when fetching instructions. For more information on cache, see NVMC — Non-volatile memory controller on page 330. CPU performance parameters including mode wait states, CPU current and efficiency, and processing power and efficiency based on the CoreMark benchmark can be found in Electrical specification on page 134.

6.2.1 Electrical specification

6.2.1.1 CPU performance

Symbol	Description	Min.	Тур.	Max.	Units
W_{FLASH}	CPU wait states, running from flash, cache disabled	0		4	
W _{FLASHCACHE}	CPU wait states, running from flash, cache enabled	0		5	
W _{RAM}	CPU wait states, running from RAM		0		
CM _{FLASHCACHE}	CoreMark, running from flash, cache enabled		244		CoreMark
CM _{FLASH/MHz}	CoreMark per MHz, running from flash, cache enabled		3.8		CoreMark/
					MHz
CM _{FLASH/mA}	CoreMark per mA, running from flash, cache enabled		101		CoreMark/
					mA

6.2.2 CPU and support module configuration

The Arm Cortex-M33 processor has a number of CPU options and support modules implemented on the device.



Option/Module	Description	Implemented
Core options		
PRIORITIES	Priority bits	3
WIC	Wakeup Interrupt Controller	NO
Endianness	Memory system endianness	Little endian
DWT	Data Watchpoint and Trace	YES
Modules		
MPU	Number of non-secure MPU regions	8
	Number of secure MPU regions	0 (No Armv8-M Security Extensions)
SAU	Number of SAU regions	0 (No Arm TrustZone for Armv8-M Security Extensions)
FPU	Floating-point unit	NO
DSP	Digital Signal Processing Extension	NO
Armv8-M TrustZone	Arm TrustZone for Armv8-M Security Extensions	NO
CPIF	Coprocessor interface	NO
ETM	Embedded Trace Macrocell	NO
ITM	Instrumentation Trace Macrocell	NO
MTB	Micro Trace Buffer	NO
СТІ	Cross Trigger Interface	YES
BPU	Breakpoint Unit	YES
НТМ	AHB Trace Macrocell	NO

6.3 Memory

The network core contains flash memory and RAM that can be used for code and data storage.

The following figure shows how the CPU and peripherals with EasyDMA can access RAM via the AHB multilayer interconnect.

The network core can access application core resources (flash, RAM, and peripherals) when granted permission through the application's DCNF and SPU settings. A small portion of the application core RAM is dedicated to the exchange of messages between the application and network cores.






Figure 31: Memory layout

6.3.1 Peripheral instantiation

The following table describes the abbreviations used in the Instance, Secure mapping, and DMA security columns of the instantiation table.



Abbreviation	Description
NS	Non-secure - Peripheral is always accessible as a Non-Secure peripheral
S	Secure - Peripheral is always accessible as a Secure peripheral
US	User Selectable - A Secure or Non-secure attribute for the peripheral is defined in the SPU
SPLIT	Both Secure and Non-secure - The same resource is shared by both secure and non-secure code
NA	Not Applicable - Peripheral has no DMA capability
NSA	NoSeparateAttribute - Peripheral with DMA and DMA transfer has the same security attribute as assigned to the peripheral
SA	SeparateAttribute - Peripheral with DMA and DMA transfers can have a different security attribute than the one assigned to the peripheral

Table 43: Instantiation table abbreviations

The Secure mapping column in the following table defines configuration capabilities for the Arm TrustZone for Armv8-M secure attribute. The DMA security column describes the DMA capabilities of the peripheral.

6.3.2 Instantiation

ID	Base address	Peripheral	Instance	Secure mapping	DMA security	Description
0	0x41000000	DCNF	DCNF	NS	NA	Domain configuration
4	0x41004000	VREQCTRL	VREQCTRL	NS	NA	Voltage request control
5	0x41005000	CLOCK	CLOCK	NS	NA	Clock control
5	0x41005000	POWER	POWER	NS	NA	Power control
5	0x41005000	RESET	RESET	NS	NA	Reset status
6	0x41006000	CTRLAPPERI	CTRLAP	NS	NA	Control access port CPU side
8	0x41008000	RADIO	RADIO	NS	NA	2.4 GHz radio
9	0x41009000	RNG	RNG	NS	NA	Random number generator
10	0x4100A000	GPIOTE	GPIOTE	NS	NA	GPIO tasks and events
11	0x4100B000	WDT	WDT	NS	NA	Watchdog timer
12	0x4100C000	TIMER	TIMER0	NS	NA	Timer 0
13	0x4100D000	ECB	ECB	NS	NA	AES electronic code book (ECB) mode block
						encryption
14	0x4100E000	AAR	AAR	NS	NA	Accelerated address resolver
14	0x4100E000	CCM	CCM	NS	NA	AES counter with CBC-MAC (CCM) mode block
						encryption
15	0x4100F000	DPPIC	DPPIC	NS	NA	DPPI controller
16	0x41010000	TEMP	TEMP	NS	NA	Temperature sensor
17	0x41011000	RTC	RTC0	NS	NA	Real-time counter 0
18	0x41012000	IPC	IPC	NS	NA	Interprocessor communication
19	0x41013000	SPIM	SPIM0	NS	NA	SPI master 0
19	0x41013000	SPIS	SPIS0	NS	NA	SPI slave 0
19	0x41013000	TWIM	TWIM0	NS	NA	Two-wire interface master 0
19	0x41013000	TWIS	TWIS0	NS	NA	Two-wire interface slave 0
19	0x41013000	UARTE	UARTE0	NS	NA	Universal asynchronous receiver/transmitter
20	0x41014000	EGU	EGU0	NS	NA	Event generator unit 0
22	0x41016000	RTC	RTC1	NS	NA	Real-time counter 1
24	0x41018000	TIMER	TIMER1	NS	NA	Timer 1
25	0x41019000	TIMER	TIMER2	NS	NA	Timer 2



ID	Base address	Peripheral	Instance	Secure mapping	DMA security	Description
26	0x4101A000	SWI	SWI0	NS	NA	Software interrupt 0
27	0x4101B000	SWI	SWI1	NS	NA	Software interrupt 1
28	0x4101C000	SWI	SWI2	NS	NA	Software interrupt 2
29	0x4101D000	SWI	SWI3	NS	NA	Software interrupt 3
128	0x41080000	ACL	ACL	NS	NA	Access control lists
128	0x41080000	NVMC	NVMC	NS	NA	Non-Volatile Memory Controller
129	0x41081000	VMC	VMC	NS	NA	Volatile memory controller
192	0x418C0500	GPIO	P0	NS	NA	General purpose input and output
192	0x418C0800	GPIO	P1	NS	NA	General purpose input and output
N/A	0x01FF0000	FICR	FICR	NS	NA	Factory information configuration
N/A	0x01FF8000	UICR	UICR	NS	NA	User information configuration
N/A	0xE0042000	CTI	СТІ	NS	NA	Cross-trigger interface

Table 44: Instantiation table

6.4 Core components

6.4.1 FICR — Factory information configuration registers

Factory information configuration registers (FICR) are pre-programmed in factory and cannot be erased by the user. These registers contain chip-specific information and configuration.

6.4.1.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x01FF0000 NETWORK	FICR	FICR	NS	NA	Factory information	
					configuration	

Table 45: Instances


Register	Offset	Security	Description
INFO.CONFIGID	0x200		Configuration identifier
INFO.DEVICEID[n]	0x204		Device identifier
INFO.PART	0x20C		Part code
INFO.VARIANT	0x210		Part Variant, Hardware version and Production configuration
INFO.PACKAGE	0x214		Package option
INFO.RAM	0x218		RAM variant
INFO.FLASH	0x21C		Flash variant
INFO.CODEPAGESIZE	0x220		Code memory page size in bytes
INFO.CODESIZE	0x224		Code memory size
INFO.DEVICETYPE	0x228		Device type
ER[n]	0x280		Encryption Root, word n
IR[n]	0x290		Identity Root, word n
DEVICEADDRTYPE	0x2A0		Device address type
DEVICEADDR[n]	0x2A4		Device address n
TRIMCNF[n].ADDR	0x300		Address
TRIMCNF[n].DATA	0x304		Data
DEVICEADDRTYPE DEVICEADDR[n] TRIMCNF[n].ADDR	0x2A0 0x2A4 0x300		Device address type Device address n Address

Table 46: Register overview



6.4.1.1.1 INFO.CONFIGID

Address offset: 0x200 Configuration identifier



6.4.1.1.2 INFO.DEVICEID[n] (n=0..1)

Address offset: $0x204 + (n \times 0x4)$

Device identifier


Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A	A A A A A A A A A A A A A A A A A A A
Rese	t OxFFF	FFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	R	DEVICEID		64 bit unique device identifier
				DEVICE DIO

DEVICEID[0] contains the least significant bits of the device identifier. DEVICEID[1] contains the most significant bits of the device identifier.

6.4.1.1.3 INFO.PART

Address offset: 0x20C

Part code



6.4.1.1.4 INFO.VARIANT

Address offset: 0x210

Part Variant, Hardware version and Production configuration



Bit n	umber			31 30	29 28	3 27 2	26 2	5 24	1 23	22	21	20 1	9 18	3 17	16	15 1	4 1	3 12	11 :	10 9	8	7	6	5	4	3 2	1	0
ID				АА	A A	Α.	A A	4 A	Α	Α	Α	A A	4 A	Α	Α	Α	Δ Δ	Α	Α	А А	Α	Α	Α	Α	Α	A A	Α	Α
Rese	t OxFFF	FFFFF		1 1	1 1	1	1 1	l 1	1	1	1	1 1	1 1	1	1	1	1 1	1	1	1 1	1	1	1	1	1	1 1	1	1
ID																												
Α	R	VARIANT							Pa	rt V	'aria	nt,	Har	dwa	re v	ers/	on a	nd	Prod	lucti	on							
									со	nfig	gura	tion	ı, en	cod	ed	as A	SCII											
			QKAA	0x514	4B414	1			Qk	ΆA																		
			CLAA	0x434	4C414	1			CL	AA																		

6.4.1.1.5 INFO.PACKAGE

Address offset: 0x214

Package option

Bit n	umber			31	30	29 :	28 2	27 2	26 2	5 2	4 23	3 22	21	20	19	18 1	7 1	6 15	14	13 :	12 1	1 10	9	8	7	6	5 4	3	2	1 0
ID				Α	Α	Α	Α	Α.	Α /	4 Α	A A	A	Α	Α	Α	Α.	A A	A A	Α	Α	A A	A A	Α	Α	Α	A ,	А А	A	Α	А А
Rese	t OxFFF	FFFFF		1	1	1	1	1	1 :	1 1	. 1	1	1	1	1	1	1 1	. 1	1	1	1 :	l 1	1	1	1	1	1 1	. 1	1	1 1
ID																														
Α	R	PACKAGE									_																			
		THEIRIGE									Pa	аска	age	opt	ion															
		THE INTERIOR	QK	0x:	200	0							age : - 9	•			٧													
		THE WILL	QK CL		200 200						Q	Kxx	-	4-pi	in a		N													

6.4.1.1.6 INFO.RAM

Address offset: 0x218

RAM variant

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID		Description
A R RAM		RAM variant
K16	0x10	16 kByte RAM
K32	0x20	32 kByte RAM
K64	0x40	64 kByte RAM
K128	0x80	128 kByte RAM
K256	0x100	256 kByte RAM
K512	0x200	512 kByte RAM
Unspecified	0xFFFFFFF	Unspecified

6.4.1.1.7 INFO.FLASH

Address offset: 0x21C

Flash variant



Bit n	umber			31	30	29	28	27 2	6 25	24	23	22 2	21	20 1	.9 1	8 17	7 16	15	14	13 :	12 1	.11	0 9	8	7	6	5	4	3 2	2 1	0
ID				Α	Α	Α	Α	A	4 A	Α	Α	Α	Α	A	Α /	4 A	Α	Α	Α	Α	A	Δ /	λ A	Α	Α	Α	Α	A	Δ ,	Δ Δ	A
Rese	t OxFFFI	FFFF		1	1	1	1	1 :	1 1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1 1	L 1	1	1	1	1	1	1 1	l 1	. 1
ID																															
Α	R	FLASH									Fla	sh v	/ari	ant																	
			K128	0x8	30						128	3 kE	Byte	e FL	ASF	ł															
			K256	0x1	100)					256	5 kE	Byte	e FL	ASF	ł															
			K512	0x2	200)					512	2 kE	Byte	e FL	ASF	ł															
			K1024	0x4	100)					1 N	⁄ΙВу	te	FLA	SH																
			K2048	0x8	300)					2 ٨	⁄ΙВу	te	FLA	SH																
			Unspecified	0xF	FF	FFF	FF				Un	spe	cifi	ed																	

6.4.1.1.8 INFO.CODEPAGESIZE

Address offset: 0x220

Code memory page size in bytes

Bit n	umber			31	30	29 2	28 27	7 26	5 25	24	23	22	21 2	20 1	9 18	3 17	16	15	14 1	3 12	11	10 9	8 (7	6	5	4	3 2	1	0
ID				Α	Α	Α.	A A	Α	Α	Α	Α	Α	A A	A A	A A	A	Α	Α	A A	A	Α	A A	Α Α	A	Α	Α	Α.	4 А	Α.	Α
Rese	t 0x000	00800		0	0	0	0 0	0	0	0	0	0	0 (0 (0	0	0	0	0 0	0	1	0 (0	0	0	0	0	0 0	0	0
ID																														
Α	R	CODEPAGESIZE									Со	de ı	men	nor	у ра	ige	size	in l	yte	S										
			K2048	0x8	300)					2 k	Byt	e																	

6.4.1.1.9 INFO.CODESIZE

Address offset: 0x224 Code memory size

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	AAAAAA	A A A A A A A A A A A A A A A A A A A
Reset 0x00000080	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A R CODESIZE		Code memory size in number of pages
		Total code space is: CODEPAGESIZE * CODESIZE bytes
P128	128	128 pages

6.4.1.1.10 INFO.DEVICETYPE

Address offset: 0x228

Device type

Bit nui	mber			31	30	29 2	8 27	26	25 2	24 2	3 2	2 21	1 20	19	18	17 1	6 15	14	13 3	12 1	1 10	9	8	7	6 5	5 4	3	2	1 0
ID				Α	Α	A A	A A	Α	Α	A	4 Α	A A	Α	Α	Α	A	4 A	Α	Α	A A	A	Α	Α	A	A A	4 Α	A	Α	А А
Reset	0x000	00000		0	0	0 (0	0	0	0 (0 (0	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0 (0 0	0	0	0 0
ID																													
Α	R	DEVICETYPE								[Devi	ice t	уре	9															
			Die	0x0	000	000	0			[Devi	ice i	s ar	n ph	nysio	al C	ΙE												
			FPGA	0xF	FFI	FFFF	F			[Devi	ice i	s ar	n FP	GA														





6.4.1.1.11 ER[n] (n=0..3)

Address offset: $0x280 + (n \times 0x4)$

Encryption Root, word n

^		r.D.		Encryption Root, word n
ID				
Rese	t OxFFF	FFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID			A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit r	umber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.4.1.1.12 IR[n] (n=0..3)

Address offset: $0x290 + (n \times 0x4)$

Identity Root, word n

A R IR		Identity Root, word n
ID R/W Field		
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.4.1.1.13 DEVICEADDRTYPE

Address offset: 0x2A0

Device address type

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	R	DEVICEADDRTYPE			Device address type
			Public	0	Public address
			Random	1	Random address

6.4.1.1.14 DEVICEADDR[n] (n=0..1)

Address offset: $0x2A4 + (n \times 0x4)$

Device address n

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A
Rese	t OxFFF	FFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Α	R	DEVICEADDR	48 bit device address
			DEVICEADDR[0] contains the least significant bits of
			the device address. DEVICEADDR[1] contains the most
			significant bits of the device address. Only bits [15:0] of
			DEVICEADDR[1] are used.



6.4.1.1.15 TRIMCNF[n].ADDR (n=0..31)

Address offset: $0x300 + (n \times 0x8)$


Address

Δ	R	Address						_	١dd	race																	
ID																											
Rese	t OxFFFI	FFFF	1 1	. 1	1 1	1	1	1 :	1 1	1 1	1	1	1	1 1	1	1	1 1	l 1	1	1	1 1	. 1	. 1	1	1	1	1 1
ID			A A	Α.	А А	Α	Α	A A	Δ ,	Δ Δ	A	Α	Α ,	4 Α	А	Α	A A	A	Α	Α.	А А	. 4	A	Α	Α	Α.	A A
Bit n	umber		31 30	29 2	28 27	26	25 2	24 2	3 2	2 2	1 20	19	18 1	.7 16	5 15	14	13 1	2 11	. 10	9	8 7	(5	4	3	2	1 0

6.4.1.1.16 TRIMCNF[n].DATA (n=0..31)

Address offset: $0x304 + (n \times 0x8)$

Data



6.4.2 UICR — User information configuration registers

The user information configuration registers (UICRs) are non-volatile memory (NVM) registers for configuring user specific settings.

For information on writing registers, see NVMC — Non-volatile memory controller on page 330 and Memory on page 135.

6.4.2.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x01FF8000 NETWORK	UICR	UICR	NS	NA	User information	
					configuration	

Table 47: Instances

Register	Offset	Security	Description
APPROTECT	0x000		Access port protection
ERASEPROTECT	0x004		Erase protection
NRFFW[n]	0x200		Reserved for Nordic firmware design
CUSTOMER[n]	0x300		Reserved for customer

Table 48: Register overview

6.4.2.1.1 APPROTECT

Address offset: 0x000
Access port protection



Bit n	umber			3130	29	28 2	27 26	25	24	23 :	22 2:	1 20	19	18 1	L7 1	6 15	14	13 1	.2 11	10	9	8 7	6	5	4	3	2 1	0
ID				A A	A	Α	АА	Α	Α	Α	ΑА	A	Α	Α.	A A	A A	Α	A	4 A	Α	A	4 Δ	A	Α	Α	Α.	4 Δ	A A
Rese	t 0x000	00000		0 0	0	0	0 0	0	0	0	0 0	0	0	0	0 (0	0	0	0 0	0	0	0 0	0	0	0	0	0 0	0
ID										Des																		
Α	RW	PALL								Blo	cks c	debu	ıgge	er re	ad/	wri	e a	cces	s to a	all C	PU i	regi	ster	s ar	nd			
										me	mor	y ma	арр	ed a	ddı	ess	es.											
											ng a						pro	tect	ed w	ill le	ad 1	to th	ne					
										Bits	wit	h val	lue	'1' (an	be v	vritt	en t	o '0'	Bit	s wi	th v	alu	e '0)'			
										can	not	be w	vritt	ten	to ':	L'.												
			Unprotected	0x50	FA5	0FA				Un	prote	ecte	d															
			Protected	0x00	າດດດ	റററ				Pro	tect	ed																

6.4.2.1.2 ERASEPROTECT

Address offset: 0x004

Erase protection

Bit nu	mber			313	30 2	29 28	3 27	26 2	25 2	24 2	23 2	22 22	1 20	19	18	17 1	6 1	5 14	13	12 1	11 10	9	8	7 (5 5	4	3	2	1 0
ID				Α .	A	A A	Α	Α .	Α.	A A	Α,	А А	ι A	Α	Α	A	Δ Δ	Α	Α	A	A A	Α	Α	Α /	Δ Δ	A	Α	Α	A A
Reset	0x000	00000		0	0	0 0	0	0	0	0 (0	0 0	0	0	0	0 (0	0	0	0	0 0	0	0	0 (0	0	0	0	0 0
ID																													
Α	RW	PALL								В	Bloo	cks N	NVN	MC E	RAS	SEAI	LL a	nd (TRL	.AP	ERA	SEA	LL						
										f	un	ctior	nali	ty.															
										ι	Jsir	ng ai	ny v	valu	e ex	сер	t Ur	pro	tect	ed	will	ead	to	he					
										p	oro	tecti	ion	beir	ng e	nab	led.												
			Unprotected	0xF	FFF	FFFF	F			ι	Jnp	orote	ecte	ed															
			Protected	0x0	000	0000	00			P	ro	tect	ed																

6.4.2.1.3 NRFFW[n] (n=0..31)

Address offset: $0x200 + (n \times 0x4)$

Reserved for Nordic firmware design

Bit n	umber		31	30	29 2	28 2	7 2	6 2!	5 24	1 23	3 22	21	20 :	19 1	8 17	16	15	14 1	3 12	2 11	10	9	8	7	6	5	4	3 2	1	0
ID			Α	Α	Α	A A	4 4	Δ Δ	\ A	Α	Α	Α	Α	Α /	A A	Α	Α	Α,	Α	Α	Α	Α	Α	Α	Α	Α	Α.	А А	A	Α
Rese	t OxFFF	FFFFF	1	1	1	1 1	1 1	l 1	. 1	1	1	1	1	1 :	l 1	1	1	1 :	l 1	1	1	1	1	1	1	1	1	1 1	1	1
ID																														
Α	RW	NRFFW								Re	eser	vec	l for	No	rdic	firn	nwa	re c	esig	n_										

6.4.2.1.4 CUSTOMER[n] (n=0..31)

Address offset: $0x300 + (n \times 0x4)$

Reserved for customer

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A
Rese	t OxFFF	FFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID			Value Description
Α	RW	CUSTOMER	Reserved for customer



6.4.3 AHB multilayer

AHB multilayer enables parallel access paths between multiple masters and slaves in a system. Access is resolved using priorities.

Each bus master is connected to a slave device through one or more interconnection matrixes. The bus masters are assigned priorities that are used to resolve access when two (or more) bus masters request access to the same slave device. The following applies when assigning priorities:

- If two (or more) bus masters request access to the same slave device, the master with the highest priority is granted access first.
- Bus masters with lower priority are stalled until the higher priority master has completed its transaction.
- If the higher priority master pauses at any point during its transaction, the lower priority master in queue is temporarily granted access to the slave device until the higher priority master resumes its activity.
- Bus masters that have the same priority are mutually exclusive, and cannot be used concurrently.

Some peripherals, like RADIO, do not have a safe stalling mechanism (not able to pause incoming data and no internal data buffering). Being a low priority bus master might cause loss of data for such peripherals upon bus contention. To avoid AHB bus contention when using multiple bus masters, apply one of the following guidelines:

- Avoid situations where more than one bus master is accessing the same slave.
- If more than one bus master is accessing the same slave, make sure that the bus bandwidth is not exhausted.

6.4.3.1 AHB multilayer priorities

Each master connected to the AHB multilayer is assigned a default natural priority.

Bus master name	Natural relative priority	In/Out	Description
CPU	Highest priority	I/O	
RADIO		1/0	
CCM/ECB/AAR		I/O	Same priority and mutually exclusive
UARTEO/SPIMO/SPISO/TWIMO/TWISO	Lowest priority	1/0	Same priority and mutually exclusive

Table 49: AHB bus masters



7 Peripherals

nRF5340 is made up of two cores, each with theis own peripherals.

The application core peripherals are found in Instantiation on page 106 and the network core peripherals are found in Instantiation on page 137. The application core peripherals are accessible from the network core, but the network core peripherals are not accessible from the application core. For further details, see Memory on page 18.

Some peripheral instances have differing configurations, such as some TIMER instances which have more capture and compare channels implemented than others. These differences are noted in the Configuration column of the peripheral's instantiation table.

7.1 Peripheral interface

Peripherals are controlled by the CPU through configuration registers, as well as task and event registers. Task registers are inputs, enabling the CPU and other peripherals to initiate a functionality. Event registers are outputs, enabling a peripheral to trigger tasks in other peripherals and/or the CPU by tying events to CPU interrupts.






Figure 32: Peripheral interface

The distributed programmable peripheral interconnect (DPPI) feature enables peripherals to connect events to tasks without CPU intervention. For more information on DPPI and the DPPI channels, see DPPI - Distributed programmable peripheral interconnect on page 199.

7.1.1 Peripheral ID

Every peripheral is assigned a fixed block of 0x1000 bytes of address space, which is equal to 1024 x 32 bit registers.

See Peripherals on page 146 for more information about which peripherals are available and where they are located in the address map.

There is a direct relationship between peripheral ID and base address. For example, a peripheral with base address 0x40000000 is assigned ID=0, a peripheral with base address 0x40001000 is assigned ID=1, and a peripheral with base address 0x4001F000 is assigned ID=31.

Peripherals may share the same ID, which may impose one or more of the following limitations:

- Shared registers or common resources
- · Limited availability due to mutually exclusive operation; only one peripheral in use at a time
- Enforced peripheral behavior when switching between peripherals (disable the first peripheral before enabling the second)

NORDIC SEMICONDUCTOR

7.1.2 Peripherals with shared ID

In general (with the exception of ID 0), peripherals sharing an ID and base address may not be used simultaneously. Only one peripheral can be enabled at a given ID.

When switching between two peripherals sharing an ID, the following should be performed to prevent unwanted behavior:

- **1.** Disable the previously used peripheral.
- 2. Disable any publish/subscribe connection to the DPPI system for the peripheral that is being disabled.
- **3.** Clear all bits in the INTEN register, i.e. INTENCLR = 0xFFFFFFFF.
- **4.** Explicitly configure the peripheral being enabled. Do not rely on inherited configuration from the disabled peripheral.
- **5.** Enable the now configured peripheral.

For a list of which peripherals that share an ID see Peripherals on page 146.

7.1.3 Peripheral registers

Most peripherals feature an ENABLE register. Unless otherwise specified, the peripheral registers must be configured before enabling the peripheral.

PSEL registers need to be set before a peripheral is enabled or started. Updating PSEL registers while the peripheral is running has no effect. To connect a peripheral to a different GPIO, the following must be performed:

- 1. Disable the peripheral.
- 2. Update the PSEL register.
- **3.** Re-enable the peripheral.

It takes four CPU cycles between the PSEL register update and the connection between a peripheral and a GPIO becoming effective.

Note: The peripheral must be enabled before tasks and events can be used.

Most of the register values are lost during System OFF or when a reset is triggered. Some registers will retain their values in System OFF or for some specific reset sources. These registers are marked as retained in the register description for a given peripheral. For more information on their behavior, see chapter RESET — Reset control on page 61.

7.1.4 Bit set and clear

Registers with multiple single-bit bit fields may implement the set-and-clear pattern. This pattern enables firmware to set and clear individual bits in a register without having to perform a read-modify-write operation on the main register.

This pattern is implemented using three consecutive addresses in the register map, where the main register is followed by dedicated SET and CLR registers (in that exact order).

In the main register, the SET register sets individual bits and the CLR register clears them. Writing 1 to a bit in the SET or CLR register will set or clear the same bit in the main register respectively. Writing 0 to a bit in the SET or CLR register has no effect. Reading the SET or CLR register returns the value of the main register.

Note: The main register may not be visible and therefore not directly accessible in all cases.



7.1.5 Tasks

Tasks are used to trigger actions in a peripheral, such as to start a particular behavior. A peripheral can implement multiple tasks with each task having a separate register in that peripheral's task register group.

A task is triggered when firmware writes 1 to the task register, or when the peripheral itself or another peripheral toggles the corresponding task signal. See the figure Peripheral interface on page 147.

7.1.6 Events

Events are used to notify peripherals and the CPU about events that have happened, for example a state change in a peripheral. A peripheral may generate multiple events, where each event has a separate register in that peripheral's event register group.

An event is generated when the peripheral itself toggles the corresponding event signal, and the event register is updated to reflect that the event has been generated, see figure Peripheral interface on page 147. An event register is cleared when a 0 is written to it by firmware. Events can be generated by the peripheral even when the event register is set to 1.

7.1.7 Publish and subscribe

Events and tasks from different peripherals can be connected together through the DPPI system using the PUBLISH and SUBSCRIBE registers in each peripheral. See Peripheral interface on page 147. An event can be published onto a DPPI channel by configuring the event's PUBLISH register. Similarly, a task can subscribe to a DPPI channel by configuring the task's SUBSCRIBE register.

See DPPI - Distributed programmable peripheral interconnect on page 199 for details.

7.1.8 Shortcuts

A shortcut is a direct connection between an event and a task within the same peripheral. If a shortcut is enabled, the associated task is automatically triggered when its associated event is generated.

Using shortcuts is equivalent to making the connection outside the peripheral and through the DPPI. However, the propagation delay when using shortcuts is usually shorter than the propagation delay through the DPPI.

Shortcuts are predefined, which means that their connections cannot be configured by firmware. Each shortcut can be individually enabled or disabled through the shortcut register, one bit per shortcut, giving a maximum of 32 shortcuts for each peripheral.

7.1.9 Interrupts

All peripherals support interrupts which are generated by events.

A peripheral only occupies one interrupt, and the interrupt number follows the peripheral ID. For example, the peripheral with ID=4 is connected to interrupt number 4 in the nested vectored interrupt controller (NVIC).

Using registers INTEN, INTENSET, and INTENCLR, every event generated by a peripheral can be configured to generate that peripheral's interrupt. Multiple events can be enabled to generate interrupts simultaneously. To resolve the correct interrupt source, the event registers in the event group of peripheral registers will indicate the source.

Some peripherals implement only INTENSET and INTENCLR registers, and the INTEN register is not available on those peripherals. See the individual peripheral chapters for details. In all cases, reading back the INTENSET or INTENCLR register returns the same information as in INTEN.

Each event implemented in the peripheral is associated with a specific bit position in the INTEN, INTENSET, and INTENCLR registers.



The relationship between tasks, events, shortcuts, and interrupts is illustrated in figure Peripheral interface on page 147.

7.1.9.1 Interrupt clearing and disabling

Interrupts should always be cleared by writing $\ensuremath{0}$ to the corresponding EVENT register.

Until cleared, interrupts will immediately be re-triggered and cause software interrupt service routines to be executed repeatedly.

Because the clearing of the EVENT register may take a number of CPU clock cycles, the program should perform a read from the EVENT register that has been cleared before exiting the interrupt service routine. This will ensure that the EVENT clearing has taken place before the interrupt service routine is exited. Care should be taken to ensure that the compiler does not remove the read operation as an optimization.

Similarly, when disabling an interrupt inside an interrupt service routine, the program should perform a read from the INTEN or INTENCLR registers to ensure that the interrupt is disabled before exiting the interrupt service routine.

7.1.10 Secure/non-secure peripherals

For some peripherals, the security configuration can change from secure to non-secure, or vice versa. Care must be taken when changing the security configuration of a peripheral, to prevent security information leakage and ensure correct operation.

The following sequence should be followed, where applicable, when configuring and changing the security settings of a peripheral in the SPU — System protection unit on page 585.

- 1. Stop peripheral operation.
- 2. Disable the peripheral.
- 3. Remove pin connections.
- 4. Disable DPPI connections.
- 5. Clear sensitive registers (e.g. writing back default values).
- **6.** Change peripheral security setting in the SPU System protection unit on page 585.
- 7. Re-enable the peripheral.

7.2 EasyDMA

EasyDMA is a module implemented by some peripherals to gain direct access to Data RAM.

EasyDMA is an AHB bus master similar to CPU and is connected to the AHB multilayer interconnect for direct access to Data RAM. EasyDMA cannot access flash memory.

A peripheral can implement multiple EasyDMA instances to provide dedicated channels. For example, for reading and writing of data between the peripheral and RAM. This concept is illustrated in the following figure.






Figure 33: EasyDMA example

An EasyDMA channel is implemented in the following way, but some variations may occur:

```
READERBUFFER_SIZE 5
WRITERBUFFER_SIZE 6

uint8_t readerBuffer[READERBUFFER_SIZE] __at__ 0x20000000;
uint8_t writerBuffer[WRITERBUFFER_SIZE] __at__ 0x20000005;

// Configuring the READER channel
MYPERIPHERAL->READER.MAXCNT = READERBUFFER_SIZE;
MYPERIPHERAL->READER.PTR = &readerBuffer;

// Configure the WRITER channel
MYPERIPHERAL->WRITER.MAXCNT = WRITEERBUFFER_SIZE;
MYPERIPHERAL->WRITER.PTR = &writerBuffer;
```

This example shows a peripheral called MYPERIPHERAL that implements two EasyDMA channels - one for reading called READER, and one for writing called WRITER. When the peripheral is started, it is assumed that the peripheral will perform the following tasks:

- 1. Read 5 bytes from the readerBuffer located in RAM at address 0x20000000.
- 2. Process the data.
- 3. Write no more than 6 bytes back to the writerBuffer located in RAM at address 0x20000005.

The memory layout of these buffers is illustrated in EasyDMA memory layout on page 151.

0x20000000	readerBuffer[0]	readerBuffer[1]	readerBuffer[2]	readerBuffer[3]
0x20000004	readerBuffer[4]	writerBuffer[0]	writerBuffer[1]	writerBuffer[2]
0x20000008	writerBuffer[3]	writerBuffer[4]	writerBuffer[5]	

Figure 34: EasyDMA memory layout

The WRITER.MAXCNT register should not be specified larger than the actual size of the buffer (writerBuffer). Otherwise, the channel would overflow the writerBuffer.

Once an EasyDMA transfer is completed, the AMOUNT register can be read by the CPU to see how many bytes were transferred. For example, CPU can read MYPERIPHERAL->WRITER.AMOUNT register to see how many bytes WRITER wrote to RAM.



Note: The PTR register of a READER or WRITER must point to a valid memory region before use. The reset value of a PTR register is not guaranteed to point to valid memory. See Memory on page 18 for more information about the different memory regions and EasyDMA connectivity.

7.2.1 EasyDMA error handling

Some errors may occur during DMA handling.

If READER.PTR or WRITER.PTR is not pointing to a valid memory region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

If several AHB bus masters try to access the same AHB slave at the same time, AHB bus congestion might occur. An EasyDMA channel is an AHB master. Depending on the peripheral, the peripheral may either stall and wait for access to be granted, or lose data.

7.2.2 EasyDMA array list

EasyDMA is able to operate in Array List mode.

The Array List mode is implemented in channels where the LIST register is available.

The array list does not provide a mechanism to explicitly specify where the next item in the list is located. Instead, it assumes that the list is organized as a linear array where items are located one after the other in RAM.

The EasyDMA Array List can be implemented by using the data structure ArrayList_type as illustrated in the code example below using a READER EasyDMA channel as an example:

```
#define BUFFER_SIZE 4

typedef struct ArrayList
{
   uint8_t buffer[BUFFER_SIZE];
} ArrayList_type;

ArrayList_type ReaderList[3] __at__ 0x20000000;

MYPERIPHERAL->READER.MAXCNT = BUFFER_SIZE;
MYPERIPHERAL->READER.PTR = &ReaderList;
MYPERIPHERAL->READER.LIST = MYPERIPHERAL_READER_LIST_ArrayList;
```

The data structure only includes a buffer with size equal to the size of READER.MAXCNT register. EasyDMA uses the READER.MAXCNT register to determine when the buffer is full.

READER.PTR = &ReaderList

 0x20000000 : ReaderList[0]
 buffer[0]
 buffer[1]
 buffer[2]
 buffer[3]

 0x200000004 : ReaderList[1]
 buffer[0]
 buffer[1]
 buffer[2]
 buffer[3]

 0x200000008 : ReaderList[2]
 buffer[0]
 buffer[1]
 buffer[2]
 buffer[3]

Figure 35: EasyDMA array list



7.3 ACL — Access control lists

The Access control lists (ACL) peripheral is designed to assign and enforce access permissions to different regions of the on-chip flash memory map.

Flash memory regions can be assigned individual ACL permission schemes. The following registers are involved:

- PERM register, where the permissions are configured.
- ADDR register, where the word-aligned start address for the flash page is defined.
- SIZE register, where the size of the region the permissions are applied to is determined.

Note: The size of the region in bytes is restricted to a multiple of the flash page size, and the maximum region size is limited to the flash size. See Memory on page 18 for more information.




Figure 36: Protected regions of on-chip flash memory

There are four defined ACL permission schemes, each with different combinations of read/write permissions, as shown in the following table.



Read	Write	Protection description
0	0	No protection. Entire region can be executed, read, written, or erased.
0	1	Region can be executed and read, but not written or erased.
1	0	Region can be written and erased, but not executed or read.
1	1	Region is locked for all access until next reset.

Table 50: Permission schemes

Note: If a permission violation to a protected region is detected by the ACL peripheral, the request is blocked and a Bus Fault exception is triggered.

Access control to a configured region is enforced by the hardware two CPU clock cycles after the ADDR, SIZE, and PERM registers for an ACL instance have been successfully written. The protection is only enforced if a valid start address of the flash page boundary is written into the ADDR register, and the values of the SIZE and PERM registers are not zero.

The ADDR, SIZE, and PERM registers can only be written once. All ACL configuration registers are cleared on reset (by resetting the device from any reset source), which is also the only way of clearing the configuration registers. To ensure that the desired permission schemes are always enforced by the ACL peripheral, the device boot sequence must perform the necessary configuration.

Debugger read access to a read-protected region will be Read-As-Zero (RAZ), while debugger write access to a write-protected region will be Write-Ignored (WI).

7.3.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x41080000 NETWORK	ACL	ACL	NS	NA	Access control lists	This ACL can only protect
						network core's local
						memory.

Table 51: Instances

Register	Offset	Security	Description	
ACL[n].ADDR	0x800		Start address of region to protect. The start address must be word-aligned.	
ACL[n].SIZE	0x804		Size of region to protect counting from address ACL[n].ADDR. Writing a '0' has no effect.	
ACL[n].PERM	0x808		Access permissions for region n as defined by start address ACL[n].ADDR and size ACL[n].SIZE	
ACL[n].UNUSED0	0x80C			Reserv

Table 52: Register overview


7.3.1.1 ACL[n].ADDR (n=0..7)

Address offset: $0x800 + (n \times 0x10)$

Start address of region to protect. The start address must be word-aligned.

Note: This register can only be written once.






7.3.1.2 ACL[n].SIZE (n=0..7)

Address offset: $0x804 + (n \times 0x10)$

Size of region to protect counting from address ACL[n].ADDR. Writing a '0' has no effect.

Note: This register can only be written once.




7.3.1.3 ACL[n].PERM (n=0..7)

Address offset: $0x808 + (n \times 0x10)$

Access permissions for region n as defined by start address ACL[n].ADDR and size ACL[n].SIZE

Note: This register can only be written once.



7.4 AAR — Accelerated address resolver

Accelerated address resolver is a cryptographic support function for implementing the Resolvable Private Address Resolution procedure described in *Bluetooth Core Specification*. Resolvable Private Address generation should be achieved using ECB and is not supported by AAR.

The procedure allows two devices that share a secret key to generate and resolve a hash based on their device address. The AAR block enables real-time address resolution on incoming packets when configured as described in this chapter. This allows real-time packet filtering (whitelisting) using a list of known shared keys (Identity Resolving Keys (IRK) in Bluetooth.



7.4.1 Shared resources

AAR shares the same AES module as the ECB and CCM peripherals. ECB will always have the lowest priority. If there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated in the ECB peripheral.

Additionally, AAR shares registers and other resources with the peripherals that have the same ID as AAR. See Peripherals with shared ID on page 148 for more information.

7.4.2 EasyDMA

AAR implements EasyDMA for reading and writing to RAM. EasyDMA will have finished accessing RAM when the END, RESOLVED, and NOTRESOLVED events are generated.

If the IRKPTR on page 162, ADDRPTR on page 162, and the SCRATCHPTR on page 162 is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

7.4.3 Resolving a resolvable address

A private resolvable address is composed of six bytes according to the Bluetooth Core Specification.




Figure 37: Resolvable address

To resolve an address, the register ADDRPTR on page 162 must point to the start of the packet. The resolver is started by triggering the START task. A RESOLVED event is generated when AAR manages to resolve the address using one of the Identity Resolving Keys (IRK) found in the IRK data structure. AAR will use the IRK specified in the register IRKO to IRK15 starting from IRKO. The register NIRK on page 162 specifies how many IRKs should be used. The AAR module will generate a NOTRESOLVED event if it is not able to resolve the address using the specified list of IRKs.

AAR will go through the list of available IRKs in the IRK data structure and for each IRK try to resolve the address according to the Resolvable Private Address Resolution Procedure described in the *Bluetooth Core specification*. The time it takes to resolve an address varies due to the location in the list of the resolvable address. The resolution time will also be affected by RAM accesses performed by other peripherals and the CPU. See the Electrical specifications for more information about resolution time.

AAR only compares the received address to those programmed in the module without checking the address type.

AAR will stop as soon as it has managed to resolve the address, or after trying to resolve the address using NIRK number of IRKs from the IRK data structure. AAR will generate an END event after it has stopped.




Figure 38: Address resolution with packet preloaded into RAM



7.4.4 Example

The following example shows how to chain RADIO packet reception with address resolution using AAR.

AAR may be started as soon as the 6 bytes required by AAR have been received by RADIO and stored in RAM. The ADDRPTR pointer must point to the start of packet.




Figure 39: Address resolution with packet loaded into RAM by RADIO

7.4.5 IRK data structure

The IRK data structure is located in RAM at the memory location specified by the IRKPTR register.

Property	Address offset	Description
IRKO	0	IRK number 0 (16 bytes)
IRK1	16	IRK number 1 (16 bytes)
IRK15	240	IRK number 15 (16 bytes)

Table 53: IRK data structure overview

7.4.6 Registers

ı	Base address Do	main	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
(0x4100E000 NE	TWORK	AAR	AAR	NS	NA	Accelerated address	
							resolver	

Table 54: Instances

Register	Offset	Security	Description
TASKS START	0x000	,	Start resolving addresses based on IRKs specified in the IRK data structure
TASKS STOP	0x008		Stop resolving addresses
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x088		Subscribe configuration for task STOP
EVENTS_END	0x100		Address resolution procedure complete
EVENTS_RESOLVED	0x104		Address resolved
EVENTS_NOTRESOLVED	0x108		Address not resolved
PUBLISH_END	0x180		Publish configuration for event END
PUBLISH_RESOLVED	0x184		Publish configuration for event RESOLVED
PUBLISH_NOTRESOLVED	0x188		Publish configuration for event NOTRESOLVED
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
STATUS	0x400		Resolution status



Register	Offset	Security	Description
ENABLE	0x500		Enable AAR
NIRK	0x504		Number of IRKs
IRKPTR	0x508		Pointer to IRK data structure
ADDRPTR	0x510		Pointer to the resolvable address
SCRATCHPTR	0x514		Pointer to data area used for temporary storage

Table 55: Register overview

7.4.6.1 TASKS_START

Address offset: 0x000

Start resolving addresses based on IRKs specified in the IRK data structure

Bit n	umber			31 30 29 28 27 20	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	W	TASKS_START			Start resolving addresses based on IRKs specified in the IRK
					data structure
			Trigger	1	Trigger task

7.4.6.2 TASKS_STOP

Address offset: 0x008
Stop resolving addresses

Bit n	Bit number		31 30 29 28 27 20	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID					A
Rese	et 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_STOP			Stop resolving addresses
			Trigger	1	Trigger task

7.4.6.3 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START


Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.4.6.4 SUBSCRIBE_STOP

Address offset: 0x088

Subscribe configuration for task STOP





7.4.6.5 **EVENTS_END**

Address offset: 0x100

Address resolution procedure complete

Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID					
Α	RW	EVENTS_END			Address resolution procedure complete
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.4.6.6 EVENTS_RESOLVED

Address offset: 0x104

Address resolved



7.4.6.7 EVENTS_NOTRESOLVED

Address offset: 0x108 Address not resolved


Bit number				31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID					,
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	EVENTS_NOTRESOLVED			Address not resolved
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.4.6.8 PUBLISH_END

Address offset: 0x180

Publish configuration for event END

NORDIC*



7.4.6.9 PUBLISH_RESOLVED

Address offset: 0x184

Publish configuration for event RESOLVED

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event RESOLVED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.4.6.10 PUBLISH_NOTRESOLVED

Address offset: 0x188


Publish configuration for event NOTRESOLVED

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	CHIDX		[2550]	DPPI channel that event NOTRESOLVED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.4.6.11 INTENSET

Address offset: 0x304

Enable interrupt







Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		СВА
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
C RW NOTRESOLVED		Write '1' to enable interrupt for event NOTRESOLVED
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

7.4.6.12 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	RESOLVED			Write '1' to disable interrupt for event RESOLVED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	NOTRESOLVED			Write '1' to disable interrupt for event NOTRESOLVED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.4.6.13 STATUS

Address offset: 0x400

Resolution status


Α	R	STATUS	[015] The IRK that was used last time an address was resolved	
ID				
Rese	et 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID			A A /	A A
Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0

7.4.6.14 ENABLE

Address offset: 0x500

Enable AAR





7.4.6.15 NIRK

Address offset: 0x504


Number of IRKs

Bit r	umber		31 30	29 2	28 27 :	26 2	5 24	23	22	21 2	0 1	9 18	17	16 1	15 1	14 13	12	11 1	0 9	8	7	6	5 4	3	2	1 0
ID																							Δ	ι A	Α	A A
Rese	t 0x000	00001	0 0	0	0 0	0 0	0	0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0 1
ID																										
Α	RW	NIRK	[116]		Number of Identity Root Keys available in the IRK data																					
								str	ucti	ure																

7.4.6.16 IRKPTR

Address offset: 0x508


Pointer to IRK data structure



7.4.6.17 ADDRPTR

Address offset: 0x510

Pointer to the resolvable address



7.4.6.18 SCRATCHPTR

Address offset: 0x514

Pointer to data area used for temporary storage



Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			Value Description
Α	RW	SCRATCHPTR	Pointer to a scratch data area used for temporary storage
			during resolution. A space of minimum 3 bytes must be

reserved.

7.4.7 Electrical specification

7.4.7.1 AAR Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{AAR}	Address resolution time per IRK. Total time for several IRKs			6.1	μs
	is given as (1 μ s + n * t_AAR), where n is the number of				
	IRKs. (Given priority to the actual destination RAM block).				
t _{AAR,8}	Time for address resolution of 8 IRKs. (Given priority to the			49	μs
	actual destination RAM block).				

7.5 CCM — AES CCM mode encryption

Counter with cipher block chaining - message authentication code (CCM) mode is an authenticated encryption algorithm designed to provide both authentication and confidentiality during data transfer.

AES CCM combines counter (CTR) mode encryption and cipher block chaining - message authentication code (CBC-MAC) authentication. The CCM terminology message authentication code (MAC) is called message integrity check (MIC) in *Bluetooth* terminology, and also in this document.

The CCM block generates an encrypted keystream that is applied to input data using the XOR operation and generates the four byte MIC field in one operation. CCM and RADIO can be configured to work synchronously. CCM will encrypt in time for transmission and decrypt after receiving bytes into memory from RADIO. All operations can complete within the packet RX or TX time. CCM on this device is implemented according to *Bluetooth* requirements and the algorithm as defined in IETF RFC3610, and depends on the AES-128 block cipher. A description of the CCM algorithm can also be found in NIST Special Publication 800-38C. The *Bluetooth* specification describes the configuration of counter mode blocks and encryption blocks to implement compliant encryption for Bluetooth Low Energy.

The CCM block uses EasyDMA to load key counter mode blocks (including the nonce required), and to read/write plain text and cipher text.

Three operations are supported:

- Keystream generation
- Packet encryption
- Packet decryption

All operations are done in compliance with the *Bluetooth* specification.⁸

The following figure illustrates keystream generation followed by encryption or decryption. The shortcut is optional.

⁸ Bluetooth AES CCM 128-bit block encryption, see Bluetooth Core specification version 4.0.




Figure 40: Keystream generation

7.5.1 Shared resources

CCM shares the same AES module as the ECB and AAR peripherals. ECB will always have the lowest priority. If there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated in ECB.

Additionally, CCM shares registers and other resources with other peripherals that have the same ID as CCM. See Peripherals with shared ID on page 148 for more information.

7.5.2 Keystream generation

A new keystream needs to be generated before a new packet encryption or packet decryption operation can start.

A keystream is generated by triggering the KSGEN task. An ENDKSGEN event is generated after the keystream has been generated.

Keystream generation, packet encryption, and packet decryption operations utilize the configuration specified in the data structure pointed to by CNFPTR on page 176. It is necessary to configure this pointer and its underlying data structure, and register MODE on page 175 before the KSGEN task is triggered.

The keystream will be stored in CCM's temporary memory area, specified by the SCRATCHPTR on page 177, where it will be used in subsequent encryption and decryption operations.

For default length packets (MODE.LENGTH = Default), the size of the generated keystream is 27 bytes. When using extended length packets (MODE.LENGTH = Extended), register MAXPACKETSIZE on page 177 specifies the length of the keystream to be generated. The length of the generated keystream must be greater than or equal to the length of the subsequent packet payload to be encrypted or decrypted. The maximum length of the keystream in extended mode is 251 bytes, which means that the maximum packet payload size is 251 bytes.

If a shortcut is used between ENDKSGEN event and CRYPT task, pointers INPTR on page 176 and OUTPTR on page 176 must also be configured before the KSGEN task is triggered.

7.5.3 Encryption

CCM is able to read an unencrypted packet, encrypt it, and append a four byte MIC field to the packet.

During packet encryption, CCM performs the following:

- Reads the unencrypted packet located in RAM address specified in the INPTR pointer
- Encrypts the packet
- Appends a four byte long Message Integrity Check (MIC) field to the packet

Encryption is started by triggering the CRYPT task with register MODE on page 175 set to Encryption. An ENDCRYPT event is generated when packet encryption is completed.

CCM will also modify the length field of the packet to adjust for the appended MIC field. It adds four bytes to the length and stores the resulting packet in RAM at the address specified in pointer OUTPTR on page 176, as illustrated in the figure below.






Figure 41: Encryption

Empty packets (length field is set to 0) will not be encrypted, but instead moved unmodified through CCM.

CCM supports different widths of the length field in the data structure for encrypted packets. This is configured in register MODE on page 175.

7.5.4 Decryption

CCM is able to read an encrypted packet, decrypt it, authenticate the MIC field, and generate an appropriate MIC status.

During packet decryption, CCM performs the following:

- Reads the encrypted packet located in RAM at the address specified in the INPTR pointer
- Decrypts the packet
- Authenticates the packet's MIC field
- Generates the appropriate MIC status

The packet header (S0) and payload are included in the MIC authentication. Bits in the packet header can be masked away by configuring register HEADERMASK on page 178.

Decryption is started by triggering the CRYPT task, by setting the register MODE on page 175 to Decryption. An ENDCRYPT event will be generated when packet decryption is completed.

CCM modifies the length field of the packet to adjust for the MIC field. It subtracts four bytes from the length and stores the decrypted packet in RAM at the address specified in the OUTPTR on page 176 pointer.

CCM is only able to decrypt packet payloads that are at least five bytes long (one byte or more encrypted payload (EPL) and four bytes of MIC). CCM will therefore generate a MIC error for packets where the length field is set to 1, 2, 3, or 4.

Empty packets (length field is set to 0) will not be decrypted but instead moved unmodified through CCM. These packets will always pass the MIC check.

CCM supports different widths of the LENGTH field in the data structure for decrypted packets. This is configured in register MODE on page 175.




Figure 42: Decryption

The CCM is only able to decrypt packet payloads that are at least 5 bytes long, 1 byte or more encrypted payload (EPL) and 4 bytes of MIC. The CCM will therefore generate a MIC error for packets where the



length field is set to 1, 2, 3 or 4. Empty packets (length field is set to 0) will not be decrypted, but instead moved unmodified through CCM. These packets will always pass the MIC check.

CCM supports different widths of the length field in the data structure for decrypted packets. This is configured in register MODE on page 175.

7.5.5 AES CCM and RADIO concurrent operation

The CCM peripheral is able to encrypt/decrypt data synchronously to data being transmitted or received by RADIO.

In order for CCM to run synchronously with the radio, the data rate setting in register MODE on page 175 needs to match the radio data rate. The settings in this register apply whenever either the KSGEN or CRYPT tasks are triggered.

The data rate setting of register MODE on page 175 can also be overridden on-the-fly during an ongoing encrypt/decrypt operation by the contents of register RATEOVERRIDE on page 177. The data rate setting in this register applies whenever the RATEOVERRIDE task is triggered. This feature can be useful in cases where the radio data rate is changed during an ongoing packet transaction.

7.5.6 Encrypting packets on-the-fly in radio transmit mode

When CCM encrypts a packet on-the-fly while RADIO is transmitting it, RADIO must read the encrypted packet from the same memory location that CCM is writing to.

The OUTPTR on page 176 pointer in CCM must point to the same memory location as the PACKETPTR pointer in RADIO, as illustrated in the following figure.




Figure 43: Configuration of on-the-fly encryption

In order to match RADIO's timing, the KSGEN task must be triggered early enough to allow the keystream generation to complete before packet encryption begins.

For short packets (MODE.LENGTH = Default), the KSGEN task must be triggered before or at the same time as the START task in RADIO is triggered. In addition, the shortcut between the ENDKSGEN event and the CRYPT task must be enabled. This use-case is illustrated in On-the-fly encryption of short packets (MODE.LENGTH = Default), using a PPI connection on page 167. It uses a PPI connection between the READY event in RADIO and the KSGEN task in CCM.

For long packets (MODE.LENGTH = Extended), the keystream generation needs to start earlier, such as when the TXEN task in RADIO is triggered.

Refer to Timing specification on page 178 for information about the time needed for generating a keystream.






Figure 44: On-the-fly encryption of short packets (MODE.LENGTH = Default), using a PPI connection

For long packets (MODE.LENGTH = Extended), the keystream generation will need to be started even earlier, for example at the time when the TXEN task in the radio is triggered.

Note: See Timing specification on page 178 for information about the time needed for generating a keystream.

7.5.7 Decrypting packets on-the-fly in RADIO receive mode

When CCM decrypts a packet on-the-fly while RADIO is receiving it, CCM must read the encrypted packet from the same memory location that RADIO is writing to.

The pointer INPTR on page 176 in CCM must therefore point to the same memory location as the PACKETPTR pointer in RADIO.




Figure 45: Configuration of on-the-fly decryption

In order to match RADIO's timing, the KSGEN task must be triggered early enough to allow the keystream generation to complete before the decryption of the packet starts.

For short packets (MODE.LENGTH = Default), the KSGEN task must be triggered no later than when the START task in RADIO is triggered. In addition, the CRYPT task must not be triggered earlier than when the ADDRESS event is generated by RADIO. If the CRYPT task is triggered exactly at the same time as the ADDRESS event is generated by RADIO, CCM will guarantee that the decryption is completed no later than when the END event in RADIO is generated. This use case, using a PPI connection between the ADDRESS event in RADIO and the CRYPT task in CCM, is illustrated in figure below.






Figure 46: On-the-fly decryption of short packets (MODE.LENGTH = Default), using a PPI connection

The KSGEN task is triggered from the READY event in RADIO, through a PPI connection.

For long packets (MODE.LENGTH = Extended) the keystream generation will need to start even earlier, such as when the RXEN task in RADIO is triggered.

Refer to Timing specification on page 178 for information about the time needed for generating a keystream.

7.5.8 CCM data structure

The CCM data structure is located in data RAM, at the memory location specified by the CNFPTR pointer register.

Property	Address offset	Description
KEY	0	16-byte AES key.
PKTCTR	16	Octet0 (least significant octet (LSO)) of packet. counter
	17	Octet1 of packet counter.
	18	Octet2 of packet counter.
	19	Octet3 of packet counter.
	20	Bit 6 – bit 0: Octet4 (7 most significant bits of packet counter, with bit 6 being the most
		significant bit). Bit 7: Ignored.
	21	Ignored.
	22	Ignored.
	23	Ignored.
	24	Bit 0: Direction bit. Bit 7 – bit 1: Zero padded.
IV	25	8-byte initialization vector (IV). Octet0 (LSO) of IV, Octet1 of IV, , Octet7 (MSO) of IV.

Table 56: CCM data structure overview

The NONCE vector (as specified by the *Bluetooth* Core Specification) will be generated by hardware based on the information specified in the CCM data structure.

Property	Address offset	Description
HEADER	0	Packet header
LENGTH	1	Number of bytes in unencrypted payload
RFU	2	Reserved for future use
PAYLOAD	3	Unencrypted payload

Table 57: Data structure for unencrypted packet



Property	Address offset	Description
HEADER	0	Packet header
LENGTH	1	Number of bytes in encrypted payload including length of MIC
		LENGTH will be 0 for empty packets since the MIC is not added to empty packets
RFU	2	Reserved for future use
PAYLOAD	3	Encrypted payload
MIC	3 + payload length	ENCRYPT: 4 bytes encrypted MIC

Table 58: Data structure for encrypted packet

MIC is not added to empty packets

7.5.9 EasyDMA and ERROR event

The CCM implements an EasyDMA mechanism for reading from and writing to RAM.

When the CPU and EasyDMA enabled peripherals access the same RAM block at the same time, increased bus collisions might disrupt on-the-fly encryption. In this case, the ERROR event will be generated.

EasyDMA stops accessing RAM when the ENDKSGEN and ENDCRYPT events are generated.

If the CNFPTR, SCRATCHPTR, INPTR and the OUTPTR are not pointing to the data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

7.5.10 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x4100E000 NETWORK	CCM	CCM	NS	NA	AES counter with CBC-	
					MAC (CCM) mode block	
					encryption	

Table 59: Instances

Register	Offset	Security	Description	
TASKS_KSGEN	0x000		Start generation of keystream. This operation will stop by itself when completed.	
TASKS_CRYPT	0x004		Start encryption/decryption. This operation will stop by itself when completed.	
TASKS_STOP	0x008		Stop encryption/decryption	
TASKS_RATEOVERRIDE	0x00C		Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE	
			register for any ongoing encryption/decryption	
SUBSCRIBE_KSGEN	0x080		Subscribe configuration for task KSGEN	
SUBSCRIBE_CRYPT	0x084		Subscribe configuration for task CRYPT	
SUBSCRIBE_STOP	0x088		Subscribe configuration for task STOP	
SUBSCRIBE_RATEOVERRIDE	0x08C		Subscribe configuration for task RATEOVERRIDE	
EVENTS_ENDKSGEN	0x100		Keystream generation complete	
EVENTS_ENDCRYPT	0x104		Encrypt/decrypt complete	
EVENTS_ERROR	0x108		CCM error event	Deprec
PUBLISH_ENDKSGEN	0x180		Publish configuration for event ENDKSGEN	
PUBLISH_ENDCRYPT	0x184		Publish configuration for event ENDCRYPT	
PUBLISH_ERROR	0x188		Publish configuration for event ERROR	Deprec
SHORTS	0x200		Shortcuts between local events and tasks	
INTENSET	0x304		Enable interrupt	
INTENCLR	0x308		Disable interrupt	
MICSTATUS	0x400		MIC check result	
ENABLE	0x500		Enable	
MODE	0x504		Operation mode	



Register	Offset	Security	Description
CNFPTR	0x508		Pointer to data structure holding the AES key and the NONCE vector
INPTR	0x50C		Input pointer
OUTPTR	0x510		Output pointer
SCRATCHPTR	0x514		Pointer to data area used for temporary storage
MAXPACKETSIZE	0x518		Length of keystream generated when MODE.LENGTH = Extended
RATEOVERRIDE	0x51C		Data rate override setting.
HEADERMASK	0x520		Header (S0) mask.

Table 60: Register overview

7.5.10.1 TASKS_KSGEN

Address offset: 0x000


Start generation of keystream. This operation will stop by itself when completed.

Bit n	umber			31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	W	TASKS_KSGEN			Start generation of keystream. This operation will stop by
					itself when completed.
			Trigger	1	Trigger task

7.5.10.2 TASKS_CRYPT

Address offset: 0x004


Start encryption/decryption. This operation will stop by itself when completed.



7.5.10.3 TASKS STOP

Address offset: 0x008

Stop encryption/decryption




7.5.10.4 TASKS RATEOVERRIDE

Address offset: 0x00C






Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register for any ongoing encryption/decryption



7.5.10.5 SUBSCRIBE_KSGEN

Address offset: 0x080


Subscribe configuration for task KSGEN



7.5.10.6 SUBSCRIBE CRYPT

Address offset: 0x084

Subscribe configuration for task CRYPT




7.5.10.7 SUBSCRIBE STOP

Address offset: 0x088

Subscribe configuration for task STOP





7.5.10.8 SUBSCRIBE_RATEOVERRIDE

Address offset: 0x08C

Subscribe configuration for task RATEOVERRIDE

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that task RATEOVERRIDE will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.5.10.9 EVENTS ENDKSGEN

Address offset: 0x100


Keystream generation complete

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	EVENTS_ENDKSGEN			Keystream generation complete
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.5.10.10 EVENTS_ENDCRYPT

Address offset: 0x104

Encrypt/decrypt complete




7.5.10.11 EVENTS_ERROR (Deprecated)

Address offset: 0x108




CCM error event



7.5.10.12 PUBLISH ENDKSGEN

Address offset: 0x180


Publish configuration for event ENDKSGEN



7.5.10.13 PUBLISH_ENDCRYPT

Address offset: 0x184


Publish configuration for event ENDCRYPT



7.5.10.14 PUBLISH_ERROR (Deprecated)

Address offset: 0x188

Publish configuration for event ERROR





7.5.10.15 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	ENDKSGEN_CRYPT			Shortcut between event ENDKSGEN and task CRYPT
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

7.5.10.16 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2	1 0
ID						С	ВА
Rese	et 0x000	000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0
ID							
Α	RW	ENDKSGEN			Write '1' to enable interrupt for event ENDKSGEN		
			Set	1	Enable		
			Disabled	0	Read: Disabled		
			Enabled	1	Read: Enabled		
В	RW	ENDCRYPT			Write '1' to enable interrupt for event ENDCRYPT		
			Set	1	Enable		
			Disabled	0	Read: Disabled		
			Enabled	1	Read: Enabled		
С	RW	ERROR			Write '1' to enable interrupt for event ERROR	Depre	ecated
			Set	1	Enable		
			Disabled	0	Read: Disabled		
			Enabled	1	Read: Enabled		

7.5.10.17 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	ENDKSGEN			Write '1' to disable interrupt for event ENDKSGEN
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDCRYPT			Write '1' to disable interrupt for event ENDCRYPT
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled





Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
С	RW	ERROR			White Idlandiable intermed for exact EDDOD
	LVA	ERROR			Write '1' to disable interrupt for event ERROR Deprecated
	NVV	ERROR	Clear	1	Disable Disable Interrupt for event EKROK Deprecated
	NVV	ERROR	Clear Disabled	1	·

7.5.10.18 MICSTATUS

Address offset: 0x400

MIC check result

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	R	MICSTATUS			The result of the MIC check performed during the previous
					decryption operation
			CheckFailed	0	MIC check failed
			CheckPassed	1	MIC check passed

7.5.10.19 ENABLE

Address offset: 0x500

Enable

Bit n	umber			31 30 29 2	28 27 26	25 24	23 22	21 20	19 1	8 17	16 19	14 1	3 12	11 1	10 9	8	7	6 5	5 4	3	2	1 0
ID																						А А
Rese	t 0x000	00000		0 0 0	0 0 0	0 0	0 0	0 0	0 0	0	0 0	0 (0 0	0	0 0	0	0	0 0	0	0	0	0 0
ID																						
Α	RW	ENABLE					Enable	e or d	isable	e CCI	VI											
			Disabled	0			Disabl	e														
			Enabled	2			Enable	9														

7.5.10.20 MODE

Address offset: 0x504

Operation mode

Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B B
Rese	t 0x000	00001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	MODE			The mode of operation to be used. Settings in this register
					apply whenever either the KSGEN task or the CRYPT task is
					triggered.
			Encryption	0	AES CCM packet encryption mode
			Decryption	1	AES CCM packet decryption mode
В	RW	DATARATE			Radio data rate that the CCM shall run synchronous with
			1Mbit	0	1 Mbps



Bit nun	mber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				C B B A
Reset (0x0000001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		2Mbit	1	2 Mbps
		125Kbps	2	125 kbps
		500Kbps	3	500 kbps
C F	RW LENGTH			Packet length configuration
		Default	0	Default length. Effective length of LENGTH field in
				encrypted/decrypted packet is 5 bits. A keystream for
				packet payloads up to 27 bytes will be generated.
		Extended	1	Extended length. Effective length of LENGTH field in
				encrypted/decrypted packet is 8 bits. A keystream for
				packet payloads up to MAXPACKETSIZE bytes will be
				generated.

7.5.10.21 CNFPTR

Address offset: 0x508


Pointer to data structure holding the AES key and the NONCE vector

Bit n	umber			313	0 2	29 2	28 27	' 26	25	24 2	23 2	22 2	12	0 19	9 18	17	16 1	.5 1	4 13	12	11	10	9 8	7	6	5	4	3	2 1	١ 0
ID				Α Α	Д	Α /	А А	Α	Α	Α	A	A A	Δ /	Δ Δ	A	Α	Α /	Α /	A A	Α	Α	Α.	ДД	. A	Α	Α	Α	Α	A A	A A
Rese	t 0x000	00000		0 (0	0 (0 0	0	0	0	0	0 (0 (0	0	0	0 (0 (0	0	0	0	0 0	0	0	0	0	0	0 0	0 (
ID											Des																			
Α	RW	CNFPTR	CNFPTR Pointer to the data structure holding the AES key and																											
										1	the	CCI	MΝ	NON	ICE v	vect	tor (see	tab	le C	CM	dat	a st	ruct	ure	9				
										(ove	rvie	ew)																	

7.5.10.22 INPTR

Address offset: 0x50C


Input pointer



7.5.10.23 OUTPTR

Address offset: 0x510

Output pointer






7.5.10.24 SCRATCHPTR

Address offset: 0x514


Pointer to data area used for temporary storage



7.5.10.25 MAXPACKETSIZE

Address offset: 0x518

Length of keystream generated when MODE.LENGTH = Extended




7.5.10.26 RATEOVERRIDE

Address offset: 0x51C

Data rate override setting.

Override value to be used instead of the setting of MODE.DATARATE. This override value applies when the RATEOVERRIDE task is triggered.






7.5.10.27 HEADERMASK

Address offset: 0x520

Header (S0) mask.

Bitmask for packet header (S0) before MIC generation/authentication.



7.5.11 Electrical specification

7.5.11.1 Timing specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{kgen}	Time needed for keystream generation (given priority			50	μs
	access to destination RAM block)				

7.6 COMP — Comparator

The comparator (COMP) compares an input voltage (VIN+) against a second input voltage (VIN-). VIN+ can be derived from an analog input pin (AIN0-AIN7). VIN- can be derived from multiple sources depending on the operation mode of the comparator.

The main features of COMP are the following:

- Input range from 0 V to VDD
- Single-ended mode
 - Fully flexible hysteresis using a 64-level reference ladder
- · Differential mode
 - · Configurable hysteresis
- Reference inputs (VREF):
 - VDD
 - External reference from AINO to AIN7 (between 0 V and VDD)
 - Internal references 1.2 V, 1.8 V, and 2.4 V
- Three speed/power consumption modes:
 - Low-power
 - Normal
 - High-speed
- Single-pin capacitive sensor support
- Event generation on output changes
 - UP event on VIN- > VIN+
 - DOWN event on VIN- < VIN+
 - · CROSS event on VIN+ and VIN- crossing
 - · READY event on core and internal reference (if used) ready






Figure 47: Comparator overview

Once enabled (using the ENABLE register), the comparator is started by triggering the START task and stopped by triggering the STOP task. The comparator will generate a READY event to indicate when it is ready for use and the output is correct. The delay between START and READY is t_{INT_REF,START} if an internal reference is selected, or t _{COMP,START} if an external reference is used. When the COMP module is started, events will be generated every time VIN+ crosses VIN-.

Operation modes

The comparator can be configured to operate in two main operation modes: differential mode and single-ended mode. See the MODE register for more information. In both operation modes, the comparator can operate in different speed and power consumption modes (low-power, normal and high-speed). High-speed mode will consume more power compared to low-power mode, and low-power mode will result in slower response time compared to high-speed mode.

Use the PSEL register to select any of the AINO-AIN7 pins as VIN+ input, regardless of the operation mode selected for the comparator. The source of VIN- depends on which of the following operation mode are used:

- · Differential mode Derived directly from AINO to AIN7
- Single-ended mode Derived from VREF. VREF can be derived from VDD, AINO-AIN7 or internal 1.2 V, 1.8 V and 2.4 V references.

The selected analog pins will be acquired by the comparator once it is enabled.

An optional hysteresis on VIN+ and VIN- can be enabled when the module is used in differential mode through the HYST register. In single-ended mode, VUP and VDOWN thresholds can be set to implement a hysteresis using the reference ladder (see Comparator in single-ended mode on page 182). This hysteresis is in the order of magnitude of V_{DIFFHYST}, and shall prevent noise on the signal to create unwanted events. See Hysteresis example where VIN+ starts below VUP on page 182 for an illustration of the effect of an active hysteresis on a noisy input signal.

An upward crossing will generate an UP event and a downward crossing will generate a DOWN event. The CROSS event will be generated every time there is a crossing, independent of direction.

The immediate value of the comparator can be sampled to RESULT register by triggering the SAMPLE task.



ISOURCE

A selectable current can be applied (ISOURCE register) on the currently selected AINx line. Enabling the block creates a feedback path around the comparator, forming a relaxation oscillator. The circuit will sink current from VIN+ when the comparator output is high, and source current into VIN+ when the comparator output is low. The frequency of the oscillator is dependent on the capacitance at the analog input pin, the reference voltages, and the value of the current source. In this mode, only a capacitive sensor needs to be attached between the analog input pin and ground. With a selected current of 10 μ A, VUP-VDOWN equal to 1 V, and an external capacity of typically 10 pF, the resulting oscillation frequency is around 500 kHz.

The frequency of the oscillator can be calculated using the following equation:

```
f_OSC = I_SOURCE / (2C · (VUP-VDOWN) )
```

7.6.1 Shared resources

The COMP shares analog resources with other analog peripherals.

While it is possible to use the SAADC at the same time as the COMP, selecting the same analog input pin for both peripherals is not supported.

Additionally, COMP shares registers and other resources with other peripherals that have the same ID as the COMP. See Peripherals with shared ID on page 148 for more information.

The COMP peripheral shall not be disabled (by writing to the ENABLE register) before the peripheral has been stopped. Failing to do so may result in unpredictable behavior.

7.6.2 Differential mode

In differential mode, the reference input VIN- is derived directly from one of the AINx pins.

Before enabling the comparator via the ENABLE register, the following registers must be configured for the differential mode:

- PSEL
- MODE
- EXTREFSEL




Figure 48: Comparator in differential mode



Note: Depending on the device, not all the analog inputs may be available for each MUX. See definitions for PSEL and EXTREFSEL for more information about which analog pins are available on a particular device.

When the HYST register is turned on during this mode, the output of the comparator and associated events do the following:

- Change from ABOVE to BELOW when VIN+ drops below VIN- (VDIFFHYST/2)
- Change from BELOW to ABOVE when VIN+ raises above VIN- + (VDIFFHYST/2)

This behavior is illustrated in the following figure.




Figure 49: Hysteresis enabled in differential mode

7.6.3 Single-ended mode

In single-ended mode, VIN- is derived from the reference ladder.

Before enabling the comparator via the ENABLE register, the following registers must be configured for the single-ended mode:

- PSEL
- MODE
- REFSEL
- EXTREFSEL
- Th

The reference ladder uses the reference voltage (VREF) to derive two new voltage references, VUP and VDOWN. VUP and VDOWN are configured using THUP and THDOWN respectively in the TH register. VREF can be derived from any of the available reference sources, configured using the EXTREFSEL and REFSEL registers as shown in the following figure. When AREF is selected in the REFSEL register, the EXTREFSEL register is used to select one of the AINO-AIN7 analog input pins as reference input. The selected analog pins will be acquired by the comparator once it is enabled.






Figure 50: Comparator in single-ended mode

Note: Depending on the device, not all the analog inputs may be available for each MUX. See definitions for PSEL and EXTREFSEL for more information about which analog pins are available on a particular device.

When the comparator core detects that VIN+ > VIN-, i.e. ABOVE as per the RESULT register, VIN- will switch to VDOWN. When VIN+ falls below VIN- again, VIN- will be switched back to VUP. By specifying VUP larger than VDOWN, a hysteresis can be generated as illustrated in the following figures.

Writing to HYST has no effect in single-ended mode, and the content of this register is ignored.




Figure 51: Hysteresis example where VIN+ starts below VUP






Figure 52: Hysteresis example where VIN+ starts above VUP

7.6.4 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x5001A000 APPLICATION	L COMP	COMP : S	US	NA	Composator	
0x4001A000	N COIVIP	COMP : NS	03	NA	Comparator	

Table 61: Instances

Register	Offset	Security	Description
TASKS_START	0x000		Start comparator
TASKS_STOP	0x004		Stop comparator
TASKS_SAMPLE	0x008		Sample comparator value
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP
SUBSCRIBE_SAMPLE	0x088		Subscribe configuration for task SAMPLE
EVENTS_READY	0x100		COMP is ready and output is valid
EVENTS_DOWN	0x104		Downward crossing
EVENTS_UP	0x108		Upward crossing
EVENTS_CROSS	0x10C		Downward or upward crossing
PUBLISH_READY	0x180		Publish configuration for event READY
PUBLISH_DOWN	0x184		Publish configuration for event DOWN
PUBLISH_UP	0x188		Publish configuration for event UP
PUBLISH_CROSS	0x18C		Publish configuration for event CROSS
SHORTS	0x200		Shortcuts between local events and tasks
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
RESULT	0x400		Compare result
ENABLE	0x500		COMP enable
PSEL	0x504		Pin select
REFSEL	0x508		Reference source select for single-ended mode



Register	Offset	Security	Description
EXTREFSEL	0x50C	occu,	External reference select
EXTREPSEL	UXSUC		
TH	0x530		Threshold configuration for hysteresis unit
MODE	0x534		Mode configuration
HYST	0x538		Comparator hysteresis enable
ISOURCE	0x53C		Current source select on analog input

Table 62: Register overview

7.6.4.1 TASKS_START

Address offset: 0x000

Start comparator

Bit n	umber			31 30 29 28 27 20	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_START			Start comparator
			Trigger	1	Trigger task

7.6.4.2 TASKS_STOP

Address offset: 0x004 Stop comparator

Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	W	TASKS_STOP			Stop comparator
			Trigger	1	Trigger task

7.6.4.3 TASKS_SAMPLE

Address offset: 0x008
Sample comparator value


Bit r	umber			31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_SAMPLE			Sample comparator value
			Trigger	1	Trigger task

7.6.4.4 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START






7.6.4.5 SUBSCRIBE STOP

Address offset: 0x084


Subscribe configuration for task STOP



7.6.4.6 SUBSCRIBE SAMPLE

Address offset: 0x088


Subscribe configuration for task SAMPLE



7.6.4.7 EVENTS_READY

Address offset: 0x100

COMP is ready and output is valid








7.6.4.8 EVENTS_DOWN

Address offset: 0x104


Downward crossing



7.6.4.9 **EVENTS_UP**

Address offset: 0x108


Upward crossing



7.6.4.10 EVENTS_CROSS

Address offset: 0x10C

Downward or upward crossing




7.6.4.11 PUBLISH READY

Address offset: 0x180

Publish configuration for event READY





7.6.4.12 PUBLISH_DOWN

Address offset: 0x184

Publish configuration for event DOWN

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event DOWN will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.6.4.13 PUBLISH_UP

Address offset: 0x188


Publish configuration for event UP


Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID				В	АААААА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event UP will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.6.4.14 PUBLISH_CROSS

Address offset: 0x18C

Publish configuration for event CROSS







7.6.4.15 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit r	number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	READY_SAMPLE			Shortcut between event READY and task SAMPLE
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	READY_STOP			Shortcut between event READY and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
С	RW	DOWN_STOP			Shortcut between event DOWN and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
D	RW	UP_STOP			Shortcut between event UP and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
Ε	RW	CROSS_STOP			Shortcut between event CROSS and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

7.6.4.16 INTEN

Address offset: 0x300

Enable or disable interrupt

	ımber			31 30 29 28 27 26 25 24	1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	READY			Enable or disable interrupt for event READY
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	DOWN			Enable or disable interrupt for event DOWN
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	UP			Enable or disable interrupt for event UP
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	CROSS			Enable or disable interrupt for event CROSS
			Disabled	0	Disable
			Enabled	1	Enable

7.6.4.17 INTENSET

Address offset: 0x304

Enable interrupt



Bit r	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	READY			Write '1' to enable interrupt for event READY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	DOWN			Write '1' to enable interrupt for event DOWN
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	UP			Write '1' to enable interrupt for event UP
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	CROSS			Write '1' to enable interrupt for event CROSS
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.6.4.18 INTENCLR

Address offset: 0x308

Disable interrupt

D:+	umber			21 20 20 20 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BILL	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	READY			Write '1' to disable interrupt for event READY
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	DOWN			Write '1' to disable interrupt for event DOWN
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	UP			Write '1' to disable interrupt for event UP
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	CROSS			Write '1' to disable interrupt for event CROSS
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled


189

7.6.4.19 RESULT

Address offset: 0x400

Compare result





7.6.4.20 ENABLE

Address offset: 0x500


COMP enable

Bit number		31 30 29 28 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			
A RW ENABL	E		Enable or disable COMP
	Disabled	0	Disable
	Enabled	2	Enable

7.6.4.21 PSEL

Address offset: 0x504

Pin select




7.6.4.22 REFSEL

Address offset: 0x508

Reference source select for single-ended mode





7.6.4.23 EXTREFSEL


Address offset: 0x50C
External reference select

Bit n	umber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
ID					ААА											
Rese	Reset 0x00000000			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
ID																
Α	RW	EXTREFSEL			External analog reference select											
			AnalogReference0	0	Use AINO as external analog reference											
			AnalogReference1	1	Use AIN1 as external analog reference											
			AnalogReference2	2	Use AIN2 as external analog reference											
			AnalogReference3	3	Use AIN3 as external analog reference											
			AnalogReference4	4	Use AIN4 as external analog reference											
			AnalogReference5	5	Use AIN5 as external analog reference											
			AnalogReference6	6	Use AIN6 as external analog reference											
			AnalogReference7	7	Use AIN7 as external analog reference											

7.6.4.24 TH

Address offset: 0x530


Threshold configuration for hysteresis unit



7.6.4.25 MODE

Address offset: 0x534 Mode configuration






7.6.4.26 HYST

Address offset: 0x538


Comparator hysteresis enable



7.6.4.27 ISOURCE

Address offset: 0x53C

Current source select on analog input



7.6.5 Electrical specification

7.6.5.1 COMP Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{PROPDLY,LP}	Propagation delay, Low-power mode ⁹		0.6		μs
t _{PROPDLY,N}	Propagation delay, Normal mode ⁹		0.2		μs
t _{PROPDLY,HS}	Propagation delay, High-speed mode ⁹		0.1		μs

⁹ Propagation delay is with 10 mV overdrive.



Symbol	Description	Min.	Тур.	Max.	Units
I _{SOURCE}	Configurable input current provided by the output driven				μΑ
	current source.				
I _{SOURCE,A}					μΑ
I _{SOURCE,B}					μΑ
I _{SOURCE,C}					μΑ
V _{DIFFHYST}	Optional hysteresis applied to differential input	26	35	55	mV
$V_{VDD\text{-}VREF}$	Required difference between VDD and a selected VREF,	0.3			V
	VDD > VREF				
t _{INT_REF,START}	Startup time for the internal bandgap reference		50	80	μs
E _{INT_REF}	Internal bandgap reference error	-1.8	0	0.5	%
V _{INPUTOFFSET}	Input offset	-10		10	mV
t _{COMP,START}	Startup time for the comparator core		3		μs

7.7 CRYPTOCELL — Arm TrustZone CryptoCell 312

Arm TrustZone CryptoCell 312 (CRYPTOCELL) is a security subsystem providing root of trust (RoT) and cryptographic services for a device.




Figure 53: CRYPTOCELL block diagram

The following cryptographic features are provided:

- True random number generator (TRNG) compliant with NIST 800-90B, AIS-31, and FIPS 140-2
- Pseudorandom number generator (PRNG) using underlying AES engine compliant with NIST 800-90A
- RSA public key cryptography
 - Up to 3072-bit key size



- PKCS#1 v2.1/v1.5
- Optional CRT support
- Elliptic curve cryptography (ECC)
 - NIST FIPS 186-4 recommended prime field curves using pseudorandom parameters, up to 521 bits:
 - P-192
 - P-224
 - P-256
 - P-384
 - P-521
 - SEC 2 recommended prime field curves using pseudorandom parameters, up to 521 bits:
 - secp160r1
 - secp192r1
 - secp224r1
 - secp256r1
 - secp384r1
 - secp521r1
 - Koblitz prime field curves using fixed parameters, up to 256 bits:
 - secp160k1
 - secp192k1
 - secp224k1
 - secp256k1
 - Edwards/Montgomery curves:
 - Ed25519
 - Curve25519
 - ECDH/ECDSA support
- Secure remote password protocol (SRP) with up to 3072-bit operations
- Hashing functions
 - SHA-1
 - SHA-2 up to 256 bits
 - Keyed-hash message authentication code (HMAC)
- · AES symmetric encryption
 - General purpose AES engine (encrypt/decrypt, sign/verify)
 - Supported key size 128 and 256 bits
 - Supported encryption modes: ECB, CBC, CMAC/CBC-MAC, CTR, CCM/CCM*, GCM
- ChaCha20/Poly1305 symmetric encryption
 - Supported key size 128 and 256 bits
 - Authenticated encryption with associated data (AEAD) mode

7.7.1 Usage

The CRYPTOCELL state is controlled via a register interface. The CRYPTOCELL cryptographic functions are accessible through a software library provided in the device SDK.

To enable CRYPTOCELL, use register **ENABLE** on page 197.

Note: To prevent the device from reaching the System ON All Idle state, enable the CRYPTOCELL subsystem.



7.7.2 Direct memory access (DMA)

CRYPTOCELL features direct access memory (DMA) to allow cryptographic operations on memory mapped regions without involving the CPU.

The maximum DMA transaction size is limited to 2¹⁶-1 bytes. See Memory on page 18 for information about memory that is accessible through the CRYPTOCELL DMA.

The CRYPTOCELL DMA can configure the security setting used for bus transactions.

Any data stored in a memory type not accessible by the CRYPTOCELL DMA engine must be copied to a memory type accessible by the direct memory before it can be processed by the CRYPTOCELL subsystem.

7.7.3 Standards

Arm TrustZone CryptoCell 312 (CRYPTOCELL) is compliant with the protocol specifications and standards shown in the following table.



Algorithm family	Identification code	Document title
TRNG	NIST SP 800-90B	Recommendation for the Entropy Sources Used for Random Bit Generation
	AIS-31	A proposal for: Functionality classes and evaluation methodology for physical random number generators
	FIPS 140-2	Security Requirements for Cryptographic Modules
PRNG	NIST SP 800-90A	Recommendation for Random Number Generation Using Deterministic Random Bit Generators
Stream cipher	Chacha	ChaCha, a variant of Salsa20, Daniel J. Bernstein, January 28th 2008
MAC	Poly1305	The Poly1305-AES message-authentication code, Daniel J. Bernstein
		Cryptography in NaCl, Daniel J. Bernstein
Key agreement	SRP	The Secure Remote Password Protocol, Thomas Wu, November 11th 1997
Key derivation	NIST SP 800-108	Recommendation for Key Derivation Using Pseudorandom Functions. Compliant with section 5.1
AES	FIPS-197	Advanced Encryption Standard (AES). Compliant with 128-bit and 256-bit key size only
	NIST SP 800-38A	Recommendation for Block Cipher Modes of Operation - Methods and Techniques. Compliant with sections 6.1, 6.2, 6.4, and 6.5.
	NIST SP 800-38B	Recommendation for Block Cipher Modes of Operation: The CMAC Mode for Authentication
	NIST SP 800-38C	Recommendation for Block Cipher Modes of Operation: The CCM Mode for Authentication and Confidentiality
	ISO/IEC 9797-1	AES CBC-MAC per ISO/IEC 9797-1 MAC algorithm 1
	IEEE 802.15.4-2011	IEEE Standard for Local and metropolitan area networks - Part 15.4: Low-Rate Wireless Personal Area
		Networks (LR-WPANs), Annex B.4: Specification of generic CCM* mode of operation
Hash	FIPS 180-3	Secure Hash Standard (SHA1, SHA-224, SHA-256)
	RFC2104	HMAC: Keyed-Hashing for Message Authentication
RSA	PKCS#1	Public-Key Cryptography Standards (PKCS) #1: RSA Cryptography Specifications v1.5/2.1
Diffie-Hellman	ANSI X9.42	Public Key Cryptography for the Financial Services Industry: Agreement of Symmetric Keys Using Discrete Logarithm Cryptography
	PKCS#3	Diffie-Hellman Key-Agreement Standard
ECC	ANSI X9.63	Public Key Cryptography for the Financial Services Industry - Key Agreement and Key Transport Using
LCC	ANSI 75.05	Elliptic Curve Cryptography
	IEEE 1363	Standard Specifications for Public-Key Cryptography
	ANSI X9.62	Public Key Cryptography For The Financial Services Industry: The Elliptic Curve Digital Signature Algorithm (ECDSA)
	Ed25519	Edwards-curve, Ed25519: high-speed high-security signatures, Daniel J. Bernstein, Niels Duif, Tanja Lange, Peter Schwabe, and Bo-Yin Yang
	Curve25519	Montgomery curve, Curve25519: new Diffie-Hellman speed records, Daniel J. Bernstein
	FIPS 186-4	Digital Signature Standard (DSS). Compliant with sections 5.1, 6.2, 6.3, 6.4, B.1.2, B.2.2, B.3.6, B.4.2, C.3.1
		C.3.3, C.3.5, C.9, and D.1.2.
	SEC 2	Recommended Elliptic Curve Domain Parameters, Certicom Research
	NIST SP 800-56A rev. 2	Recommendation for Pair-Wise Key Establishment Schemes Using Discrete Logarithm Cryptography

Table 63: CRYPTOCELL cryptography standards

7.7.4 Registers

Base address D	omain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50844000 A	PPLICATION	CRYPTOCELL	CRYPTOCELL	S	NSA	CryptoCell subsystem	
						control interface	

Table 64: Instances

Register	Offset	Security	Description
ENABLE	0x500		Enable CRYPTOCELL subsystem.


Table 65: Register overview



7.7.4.1 ENABLE

Address offset: 0x500

Enable CRYPTOCELL subsystem.



7.8 DCNF — Domain configuration

The domain configuration (DCNF) module provides a way to identify the CPU by its CPU ID in the device (CPUID). It also provides protection of the AHB multilayer interconnect (AMLI).

To provide for the AMLI protection, the DCNF contains configuration registers that can be used to block some paths from the AHB masters to their respective AHB slaves in the AMLI.

For an illustration of how the AHB masters and slaves are connected through the AMLI, see Memory on page 18.

7.8.1 Protection

The DCNF protection involves blocking of paths from AHB masters in an external core to the AHB slaves in the local core's AMLI. This way, the local core's internal resources can be blocked from being accessed by an external core. A set of configuration registers is used to control this behavior.

See Memory on page 18 to get an overview of the AMLI.

The DCNF configuration registers that enable the DCNF protection are the following:

- EXTPERI[n].PROTECT
- EXTRAM[n].PROTECT
- EXTCODE[n].PROTECT

An attempt to access the blocked resources will trigger a BusFault or a HardFault exception, depending on the value of the BUSFAULTENA bit in the Arm Cortex-M33 SHCSR (system handler control and state register), described in the Arm Cortex-M33 Devices Generic User Guide.

RAM protection

The protection of RAM regions is configured through the SLAVE-bits of the corresponding master ports' register EXTRAM[n].PROTECT.

Peripheral protection

The protection of peripheral memory regions is configured through the SLAVE-bits of the corresponding master ports' register EXTPERI[n].PROTECT.



Code protection

The protection of code memory regions is configured through the SLAVE-bits of the corresponding master ports' register EXTCODE[0].PROTECT.

7.8.2 Registers

Base address	Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50000000	APPLICATION	DCNE	DCNF:S	US	NA	Domain configuration	CPUID value is 0x00000000
0x40000000	AFFLICATION	DCIVI	DCNF: NS	03	NA	Domain comiguration	Croid value is 0x00000000
0x41000000	NETWORK	DCNF	DCNF	NS	NA	Domain configuration	Registers
							EXTPERI[n].PROTECT,
							EXTRAM[n].PROTECT, and
							EXTCODE[n].PROTECT not
							available for the network
							core.
							CPUID value is 0x00000001


Table 66: Instances

Register	Offset	Security	Description
CPUID	0x420		CPU ID of this subsystem
EXTPERI[n].PROTECT	0x440		Control access for master connected to AMLI master port EXTPERI[n]
EXTRAM[n].PROTECT	0x460		Control access from master connected to AMLI master port EXTRAM[n]
EXTCODE[n].PROTECT	0x480		Control access from master connected to AMLI master port EXTCODE[n]

Table 67: Register overview

7.8.2.1 CPUID


Address offset: 0x420 CPU ID of this subsystem



7.8.2.2 EXTPERI[n].PROTECT (n=0..0)

Address offset: $0x440 + (n \times 0x4)$

Control access for master connected to AMLI master port EXTPERI[n]






7.8.2.3 EXTRAM[n].PROTECT (n=0..0)

Address offset: $0x460 + (n \times 0x4)$


Control access from master connected to AMLI master port EXTRAM[n]



7.8.2.4 EXTCODE[n].PROTECT (n=0..0)

Address offset: $0x480 + (n \times 0x4)$

Control access from master connected to AMLI master port EXTCODE[n]



7.9 DPPI - Distributed programmable peripheral interconnect

The distributed programmable peripheral interconnect (DPPI) enables peripherals to interact autonomously with each other by using tasks and events, without any intervention from the CPU. DPPI allows precise synchronization between peripherals when real-time application constraints exist, and eliminates the need for CPU involvement to implement behavior which can be predefined using the DPPI.

Note: For more information on tasks, events, publish/subscribe, interrupts, and other concepts, see Peripheral interface on page 146.

The DPPI has the following features:

- · Peripheral tasks can subscribe to channels
- Peripheral events can be published on channels
- Publish/subscribe pattern enabling multiple connection options that include the following:
 - One-to-one
 - · One-to-many
 - Many-to-one
 - Many-to-many

The DPPI consists of several PPIBus modules, which are connected to a fixed number of DPPI channels and a DPPI configuration (DPPIC).






Figure 54: DPPI overview

7.9.1 Subscribing to and publishing on channels

The PPIBus can route peripheral events onto the channels (publishing), or route events from the channels into peripheral tasks (subscribing).

All peripherals include the following:

- One subscribe register per task
- One publish register per event

Publish and subscribe registers use a channel index field to determine the channel to which the event is published or tasks subscribed. In addition, there is an enable bit for the subscribe and publish registers that needs to be enabled before the subscription or publishing takes effect.

Writing non-existing channel index (CHIDX) numbers into a peripheral's publish or subscribe registers will yield unexpected results.

One event can trigger multiple tasks by subscribing different tasks to the same channel. Similarly, one task can be triggered by multiple events by publishing different events to the same channel. For advanced use cases, multiple events and multiple tasks can connect to the same channel forming a many-to-many connection. If multiple events are published on the same channel at the same time, the events are merged and only one event is routed through the DPPI.

How peripheral events are routed onto different channels based on publish registers is illustrated in the following figure.






Figure 55: DPPI events flow

The following figure illustrates how peripheral tasks are triggered from different channels based on subscribe registers.






Figure 56: DPPI tasks flow

7.9.2 DPPI configuration (DPPIC)

Enabling and disabling of channels globally is handled through the DPPI configuration (DPPIC). Connection (connect/disconnect) between a channel and a peripheral is handled locally by the PPIBus.

There are two ways of enabling and disabling global channels using the DPPI configuration:

- Enable or disable channels individually using registers CHEN, CHENSET, and CHENCLR.
- Enable or disable channels in channel groups using the groups' tasks ENABLE and DISABLE. It needs to be defined which channels belong to which channel groups before these tasks are triggered.

Note: ENABLE tasks are prioritized over DISABLE tasks. When a channel belongs to two or more groups, for example group m and n, and the tasks CHG[m].EN and CHG[n].DIS occur simultaneously (m and n can be equal or different), the CHG[m].EN task on that channel is prioritized.

The DPPI configuration tasks (for example CHG[0].EN) can be triggered through DPPI like any other task, which means they can be linked to a DPPI channel through the subscribe registers.

In order to write to CHG[x], the corresponding CHG[x].EN and CHG[x].DIS subscribe registers must be disabled. Writes to CHG[x] are ignored if any of the two subscribe registers are enabled.

7.9.3 Connection examples

DPPI offers several connection options. Examples are given for how to create one-to-one and many-to-many connections.



One-to-one connection

This example shows how to create a one-to-one connection between TIMER compare register and SAADC start task.

The channel configuration is set up first. TIMERO will publish its COMPAREO event on channel 0, and SAADC will subscribe its START task to events on the same channel. After that, the channel is enabled through the DPPIC.

Many-to-many connection

The example shows how to create a many-to-many connection, showcasing the DPPIC's channel group functionality.

A channel group that includes only channel 0 is set up first. Then the GPIOTE and TIMERO configure their INO and COMPAREO events respectively to be published on channel 0, while the SAADC configures its START task to subscribe to events on channel 0. Through DPPIC, the CHGO DISABLE task is configured to subscribe to events on channel 0. After an event is received on channel 0 it will be disabled. Finally, channel 0 is enabled using the DPPIC task to enable a channel group.

7.9.4 Special considerations for a system implementing TrustZone for Cortex-M processors

DPPI is implemented with split security, meaning it handles both secure and non-secure accesses. In a system implementing the TrustZone for Cortex-M technology, DPPI channels can be defined as secure or non-secure using the SPU.

A peripheral configured as non-secure will only be able to subscribe to or publish on non-secure DPPI channels. A peripheral configured as secure will be able to access all DPPI channels. DPPI handles both secure and non-secure accesses, but behaves differently depending on the access type:

• A non-secure peripheral access can only configure and control the DPPI channels defined as non-secure in the SPU.DPPI.PERM[] register(s)



A secure peripheral access can control all the DPPI channels, independently of the SPU.DPPI.PERM[]
register(s)

A group of channels can be created, making it possible to simultaneously enable or disable all channels within the group. The security attribute of a group of channels (secure or non-secure) is defined as follows:

- If all channels (enabled or not) within a group are non-secure, then the group is considered non-secure
- If at least one of the channels (enabled or not) within the group is secure, then the group is considered secure

A non-secure access to a DPPI register, or a bit field, controlling a channel marked as secure in SPU.DPPI[].PERM register(s) will be ignored. Write accesses will have no effect, and read accesses will always return a zero value.

No exceptions are triggered when non-secure accesses target a register or a bit field controlling a secure channel. For example, if the bit \pm is set in the SPU.DPPI[0].PERM register (declaring DPPI channel i as secure), then:

- Non-secure write accesses to registers CHEN, CHENSET, and CHENCLR cannot write bit i of these registers
- Non-secure write accesses to TASK_CHG[j].EN and TASK_CHG[j].DIS registers are ignored if the channel group j contains at least one channel defined as secure (it can be the channel i itself or any channel declared as secure)
- Non-secure read accesses to registers CHEN, CHENSET, and CHENCLR always read 0 for the bit at
 position i

For the channel configuration registers (CHG[]), access from non-secure code is only possible if the included channels are all non-secure, whether the channels are enabled or not. If a CHG[g] register included one or more secure channel(s), then the group g is considered as secure, and only secure transfers can read to or write from CHG[g]. A non-secure write access is ignored, and a non-secure read access returns 0.

The DPPI can subscribe to secure and non-secure channels through the SUBSCRIBE_CHG[] registers, in order to trigger the task for enabling or disabling groups of channels. An event from a secure channel will be ignored if the group subscribing to this channel is non-secure. A secure group can subscribe to a non-secure channel or a secure channel.

7.9.5 Registers

Base address Domain	Peripheral	Instance Secure mapping DMA security		DMA security	Description	Configuration				
0x50017000 APPLICATION	N DPPIC	DPPIC : S	SPLIT	NA	DPPI controller	32 DPPI channels				
0x40017000		DPPIC: NS								
0x4100F000 NETWORK	DPPIC	DPPIC	NS	NA	DPPI controller	32 DPPI channels				

Table 68: Instances



Register	Offset	Security	Description
TASKS_CHG[n].EN	0x000		Enable channel group n
TASKS_CHG[n].DIS	0x004		Disable channel group n
SUBSCRIBE_CHG[n].EN	0x080		Subscribe configuration for task CHG[n].EN
SUBSCRIBE_CHG[n].DIS	0x084		Subscribe configuration for task CHG[n].DIS
CHEN	0x500		Channel enable register
CHENSET	0x504		Channel enable set register
CHENCLR	0x508		Channel enable clear register
CHG[n]	0x800		Channel group n
			Note: Writes to this register are ignored if either SUBSCRIBE_CHG[n].EN or
			SUBSCRIBE_CHG[n].DIS is enabled

Table 69: Register overview

7.9.5.1 TASKS_CHG[n].EN (n=0..5)

Address offset: $0x000 + (n \times 0x8)$


Enable channel group n

Bit n	umber			31 30	29 2	8 27 2	26 25	24 2:	3 22	21 2	20 1	9 18	17	16 1	5 14	13 1	12 11	. 10 9	8	7	6	5 4	3	2	1 0
ID																									Α
Rese	t 0x000	00000		0 0	0 0	0 0	0 0	0 0	0	0	0 (0	0	0 (0	0	0 0	0 (0	0	0	0 0	0	0	0 0
ID																									
Α	W	EN						Enable channel group n																	
			Trigger	1				Ti	rigge	er ta	sk														

7.9.5.2 TASKS_CHG[n].DIS (n=0..5)

Address offset: $0x004 + (n \times 0x8)$


Disable channel group n



7.9.5.3 SUBSCRIBE_CHG[n].EN (n=0..5)

Address offset: $0x080 + (n \times 0x8)$

Subscribe configuration for task CHG[n].EN






7.9.5.4 SUBSCRIBE_CHG[n].DIS (n=0..5)

Address offset: $0x084 + (n \times 0x8)$

Subscribe configuration for task CHG[n].DIS



7.9.5.5 CHEN

Address offset: 0x500 Channel enable register

Bit n	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1
ID				fedcbaZYXWVUTSRQPONMLKJ	IHGFEDCB
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
ID					
A-f	RW	CH[i] (i=031)		Enable or disable channel i	
			Disabled	0 Disable channel	
			Enabled	1 Enable channel	

7.9.5.6 CHENSET

Address offset: 0x504

Channel enable set register

Note: Read: Reads value of CH[i] field in CHEN register

Bit n	umber			31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f e d c b a Z	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A-f	RW	CH[i] (i=031)			Channel i enable set register. Writing 0 has no effect.
			Disabled	0	Read: Channel disabled
			Enabled	1	Read: Channel enabled
			Set	1	Write: Enable channel


7.9.5.7 CHENCLR

Address offset: 0x508

Channel enable clear register

Note: Read: Reads value of CH[i] field in CHEN register





7.9.5.8 CHG[n] (n=0..5)

Address offset: $0x800 + (n \times 0x4)$

Channel group n

Note: Writes to this register are ignored if either SUBSCRIBE_CHG[n].EN or SUBSCRIBE_CHG[n].DIS is enabled

Bit nun	nber			31 30	29 28	3 27 :	26 2	5 24	23 2	2 21	20	19 1	8 17	16 1	15 1	4 13	12 :	11 1	0 9	8	7	6	5 4	1 3	2	1 0
ID				f e	d c	b	a Z	Z Y	ΧV	V V	U	T 5	S R	Q	P C	N	М	L k	J	-1	Н	G	F E	E D	С	ВА
Reset (Reset 0x00000000			0 0	0 0	0	0 (0 0	0 0	0 0	0	0 0	0 0	0	0 0	0	0	0 0	0	0	0	0	0 (0 0	0	0 0
ID F																										
A-f F	RW	CH[i] (i=031)							Inclu	ude (or e	xclu	de c	hanr	iel i											
			Excluded	0					Excl	ude																
			Included	1					Inclu	ude																

7.10 ECB — AES electronic codebook mode encryption

The AES electronic codebook mode encryption (ECB) can be used for a range of cryptographic functions like hash generation, digital signatures, and keystream generation for data encryption/decryption. The ECB encryption block supports 128 bit AES encryption (encryption only, not decryption).

AES ECB operates with EasyDMA access to system Data RAM for in-place operations on cleartext and ciphertext during encryption. ECB uses the same AES core as the CCM and AAR blocks and is an asynchronous operation which may not complete if the AES core is busy.

AES ECB features:

- 128 bit AES encryption
- Supports standard AES ECB block encryption
- Memory pointer support
- · DMA data transfer

AES ECB performs a 128 bit AES block encrypt. At the STARTECB task, data and key is loaded into the algorithm by EasyDMA. When output data has been written back to memory, the ENDECB event is triggered.

AES ECB can be stopped by triggering the STOPECB task.

7.10.1 Shared resources

The ECB, CCM, and AAR share the same AES module. The ECB will always have lowest priority and if there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated.



7.10.2 EasyDMA

The ECB implements an EasyDMA mechanism for reading and writing to the Data RAM. This DMA cannot access the program memory or any other parts of the memory area except RAM.

If the ECBDATAPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

The EasyDMA will have finished accessing the Data RAM when the ENDECB or ERRORECB is generated.

7.10.3 ECB data structure

Input to the block encrypt and output from the block encrypt are stored in the same data structure. ECBDATAPTR should point to this data structure before STARTECB is initiated.

Property	Address offset	Description
KEY	0	16 byte AES key
CLEARTEXT	16	16 byte AES cleartext input block
CIPHERTEXT	32	16 byte AES ciphertext output block

Table 70: ECB data structure overview

7.10.4 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x4100D000 NETWORK	ECB	ECB	NS	NA	AES electronic code	
					book (ECB) mode block	
					encryption	

Table 71: Instances

Register	Offset	Security	Description
TASKS_STARTECB	0x000		Start ECB block encrypt
TASKS_STOPECB	0x004		Abort a possible executing ECB operation
SUBSCRIBE_STARTECB	0x080		Subscribe configuration for task STARTECB
SUBSCRIBE_STOPECB	0x084		Subscribe configuration for task STOPECB
EVENTS_ENDECB	0x100		ECB block encrypt complete
EVENTS_ERRORECB	0x104		ECB block encrypt aborted because of a STOPECB task or due to an error
PUBLISH_ENDECB	0x180		Publish configuration for event ENDECB
PUBLISH_ERRORECB	0x184		Publish configuration for event ERRORECB
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ECBDATAPTR	0x504		ECB block encrypt memory pointers


Table 72: Register overview

7.10.4.1 TASKS_STARTECB

Address offset: 0x000 Start ECB block encrypt

If a crypto operation is already running in the AES core, the STARTECB task will not start a new encryption and an ERRORECB event will be triggered






7.10.4.2 TASKS STOPECB

Address offset: 0x004

Abort a possible executing ECB operation

If a running ECB operation is aborted by STOPECB, the ERRORECB event is triggered.




7.10.4.3 SUBSCRIBE_STARTECB

Address offset: 0x080

Subscribe configuration for task STARTECB

If a crypto operation is already running in the AES core, the STARTECB task will not start a new encryption and an ERRORECB event will be triggered




7.10.4.4 SUBSCRIBE STOPECB

Address offset: 0x084

Subscribe configuration for task STOPECB

If a running ECB operation is aborted by STOPECB, the ERRORECB event is triggered.






7.10.4.5 EVENTS ENDECB

Address offset: 0x100


ECB block encrypt complete



7.10.4.6 EVENTS_ERRORECB

Address offset: 0x104


ECB block encrypt aborted because of a STOPECB task or due to an error



7.10.4.7 PUBLISH_ENDECB

Address offset: 0x180

Publish configuration for event ENDECB





7.10.4.8 PUBLISH_ERRORECB

Address offset: 0x184

Publish configuration for event ERRORECB

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event ERRORECB will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	4	Enable publishing

7.10.4.9 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	ENDECB			Write '1' to enable interrupt for event ENDECB
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ERRORECB			Write '1' to enable interrupt for event ERRORECB
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.10.4.10 INTENCLR

Address offset: 0x308

Disable interrupt


Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	ENDECB			Write '1' to disable interrupt for event ENDECB
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ERRORECB			Write '1' to disable interrupt for event ERRORECB
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled



7.10.4.11 ECBDATAPTR

Address offset: 0x504

ECB block encrypt memory pointers



7.10.5 Electrical specification

7.10.5.1 ECB Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{ECB}	Run time per 16 byte block in all modes			6.2	μs

7.11 EGU — Event generator unit

Event generator unit (EGU) provides support for interlayer signaling. This means providing support for atomic triggering of both CPU execution and hardware tasks, from both firmware (by CPU) and hardware (by PPI). This feature can, for instance, be used for triggering CPU execution at a lower priority execution from a higher priority execution, or to handle a peripheral's interrupt service routine (ISR) execution at a lower priority for some of its events. However, triggering any priority from any priority is possible.

Listed here are the main EGU features:

- Software-enabled interrupt triggering
- Separate interrupt vectors for every EGU instance
- Up to 16 separate event flags per interrupt for multiplexing

Each instance of EGU implements a set of tasks which can individually be triggered to generate the corresponding event, for example, the corresponding event for TASKS_TRIGGER[n] is EVENTS_TRIGGERED[n]. See Instances on page 213 for a list of EGU instances.



7.11.1 Registers

Base address Dor	main Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x5001B000	PLICATION EGU	EGU0:S	US	NA	Event generator unit 0	
0x4001B000	EICATION EGG	EGU0: NS	03	NA.	Event generator unit o	
0x5001C000	PLICATION EGU	EGU1:S	US	NA	Event generator unit 1	
0x4001C000	LICATION LGO	EGU1: NS	03	NA .	Event generator unit 1	
0x5001D000	PLICATION EGU	EGU2:S	US	NA	Event generator unit 2	
0x4001D000	LICATION LGO	EGU2 : NS	03	NA	Event generator unit 2	
0x5001E000	PLICATION EGU	EGU3:S	US	NA	Event generator unit 3	
0x4001E000	EICATION EGG	EGU3: NS	03	NO.	Event generator unit 3	
0x5001F000	PLICATION EGU	EGU4:S	US	NA	Event generator unit 4	
0x4001F000	EICATION EGO	EGU4 : NS	03	NA.	Event generator unit 4	
0x50020000	PLICATION EGU	EGU5:S	US	NA	Event generator unit 5	
0x40020000	LICATION LOO	EGU5 : NS	03	IVO	Event generator unit 3	
0x41014000 NET	TWORK EGU	EGU0	NS	NA	Event generator unit 0	

Table 73: Instances


Register	Offset	Security	Description
TASKS_TRIGGER[n]	0x000		Trigger n for triggering the corresponding TRIGGERED[n] event
SUBSCRIBE_TRIGGER[n]	0x080		Subscribe configuration for task TRIGGER[n]
EVENTS_TRIGGERED[n]	0x100		Event number n generated by triggering the corresponding TRIGGER[n] task
PUBLISH_TRIGGERED[n]	0x180		Publish configuration for event TRIGGERED[n]
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt

Table 74: Register overview

7.11.1.1 TASKS_TRIGGER[n] (n=0..15)

Address offset: $0x000 + (n \times 0x4)$

Trigger n for triggering the corresponding TRIGGERED[n] event




7.11.1.2 SUBSCRIBE_TRIGGER[n] (n=0..15)

Address offset: $0x080 + (n \times 0x4)$

Subscribe configuration for task TRIGGER[n]






7.11.1.3 EVENTS_TRIGGERED[n] (n=0..15)

Address offset: $0x100 + (n \times 0x4)$

Event number n generated by triggering the corresponding TRIGGER[n] task



7.11.1.4 PUBLISH_TRIGGERED[n] (n=0..15)

Address offset: $0x180 + (n \times 0x4)$


Publish configuration for event TRIGGERED[n]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event TRIGGERED[n] will publish to.
В	RW	EN			
			Disabled	0	Disable publishing

7.11.1.5 INTEN

Address offset: 0x300

Enable or disable interrupt






7.11.1.6 INTENSET

Address offset: 0x304


Enable interrupt



7.11.1.7 INTENCLR

Address offset: 0x308

Disable interrupt



7.11.2 Electrical specification

7.11.2.1 EGU Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{EGU,EVT}	Latency between setting an EGU event flag and the system		1		cycles
	setting an interrupt				

7.12 FPU - Floating point unit (FPU) exceptions

The Arm Cortex-M33 has FPU signals that indicate mathematical errors that cause floating-point exceptions.

The FPU signals are routed to the following event registers:

FPUIOC: INVALIDOPERATION

• FPUIDC: DENORMALINPUT

FPUOFC: OVERFLOW

FPUUFC: UNDERFLOW

FPUDZC: DIVIDEBYZERO

FPUIXC: INEXACT



To clear the FPU exception source, write a 0 to the Arm Cortex-M33 FPSCR (floating-point status control register), as described in the *Arm Cortex-M33 Devices Generic User Guide*.

7.12.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50000000	0000000 APPLICATION FPU		US	NA	Floating Point unit	
0x40000000	N FFU	FPU: NS	03	NA	interrupt control	

Table 75: Instances


Register	Offset	Security	Description
EVENTS_INVALIDOPERATION	0x100		An FPUIOC exception triggered by an invalid operation has occurred in the FPU
EVENTS_DIVIDEBYZERO	0x104		An FPUDZC exception triggered by a floating-point divide-by-zero operation has
			occurred in the FPU
EVENTS_OVERFLOW	0x108		An FPUOFC exception triggered by a floating-point overflow has occurred in the FPU
EVENTS_UNDERFLOW	0x10C		An FPUUFC exception triggered by a floating-point underflow has occurred in the FPU
EVENTS_INEXACT	0x110		An FPUIXC exception triggered by an inexact floating-point operation has occurred in
			the FPU
EVENTS_DENORMALINPUT	0x114		An FPUIDC exception triggered by a denormal floating-point input has occurred in the
			FPU
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt

Table 76: Register overview

7.12.1.1 EVENTS_INVALIDOPERATION

Address offset: 0x100

An FPUIOC exception triggered by an invalid operation has occurred in the FPU




7.12.1.2 EVENTS_DIVIDEBYZERO

Address offset: 0x104

An FPUDZC exception triggered by a floating-point divide-by-zero operation has occurred in the FPU






7.12.1.3 EVENTS OVERFLOW

Address offset: 0x108


An FPUOFC exception triggered by a floating-point overflow has occurred in the FPU



7.12.1.4 EVENTS UNDERFLOW

Address offset: 0x10C


An FPUUFC exception triggered by a floating-point underflow has occurred in the FPU



7.12.1.5 EVENTS INEXACT

Address offset: 0x110

An FPUIXC exception triggered by an inexact floating-point operation has occurred in the FPU






7.12.1.6 EVENTS_DENORMALINPUT

Address offset: 0x114

An FPUIDC exception triggered by a denormal floating-point input has occurred in the FPU



7.12.1.7 INTEN

Address offset: 0x300


Enable or disable interrupt

Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					FEDCBA
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	INVALIDOPERATION			Enable or disable interrupt for event INVALIDOPERATION
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	DIVIDEBYZERO			Enable or disable interrupt for event DIVIDEBYZERO
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	OVERFLOW			Enable or disable interrupt for event OVERFLOW
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	UNDERFLOW			Enable or disable interrupt for event UNDERFLOW
			Disabled	0	Disable
			Enabled	1	Enable
Ε	RW	INEXACT			Enable or disable interrupt for event INEXACT
			Disabled	0	Disable
			Enabled	1	Enable
F	RW	DENORMALINPUT			Enable or disable interrupt for event DENORMALINPUT
			Disabled	0	Disable
			Enabled	1	Enable

7.12.1.8 INTENSET

Address offset: 0x304

Enable interrupt



Write '1' to enable interrupt for event INVALIDOPERATION



Bit r	number			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Res	et 0x000	000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	DIVIDEBYZERO			Write '1' to enable interrupt for event DIVIDEBYZERO
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	OVERFLOW			Write '1' to enable interrupt for event OVERFLOW
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	UNDERFLOW			Write '1' to enable interrupt for event UNDERFLOW
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	INEXACT			Write '1' to enable interrupt for event INEXACT
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	DENORMALINPUT			Write '1' to enable interrupt for event DENORMALINPUT
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.12.1.9 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					FEDCBA
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	INVALIDOPERATION			Write '1' to disable interrupt for event INVALIDOPERATION
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	DIVIDEBYZERO			Write '1' to disable interrupt for event DIVIDEBYZERO
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	OVERFLOW			Write '1' to disable interrupt for event OVERFLOW
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	UNDERFLOW			Write '1' to disable interrupt for event UNDERFLOW
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled



Bit num	ber			31 30 29 28 27 26 25 24	1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Reset 0	x0000	0000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R,					Description
E R	RW	INEXACT			Write '1' to disable interrupt for event INEXACT
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F R	RW	DENORMALINPUT			Write '1' to disable interrupt for event DENORMALINPUT
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.13 GPIO — General purpose input/output

The general purpose input/output pins (GPIOs) are grouped as one or more ports with each port having up to 32 GPIOs.

The number of ports and GPIOs per port may vary with product variant and package. Refer to Registers on page 226 and Pin assignments on page 783 for more information about the number of GPIOs that are supported.

GPIO has the following user-configurable features:

- Up to 32 GPIO pins per GPIO port
- · Configurable output drive strength
- Internal pull-up and pull-down resistors
- Wake-up from high or low level triggers on all pins
- Trigger interrupt on state changes on any pin
- All pins can be used by the PPI task/event system
- One or more GPIO outputs can be controlled through PPI and GPIOTE channels
- · All pins can be individually mapped to interface blocks for layout flexibility
- GPIO state changes captured on SENSE signal can be stored by LATCH register
- Pin sharing in multi-MCU system
- Support for secure and non-secure attributes for pins in conjunction with the system protection unit (SPU System protection unit on page 585)

GPIO port and the GPIO pin details on page 221 illustrates the GPIO port containing 32 individual pins, where PINO is illustrated in more detail as a reference. All signals on the left side in the illustration are used by other peripherals in the system and therefore not directly available to the CPU.






Figure 57: GPIO port and the GPIO pin details

7.13.1 Assigning pins between cores, peripherals, or subsystems

GPIO pins of the system can be allocated among the cores, peripherals with dedicated pins, or subsystems such as trace and debug.

The pins of the system are listed in Pin assignments on page 783.

A pin can be assigned to any of the following:

- · Application core
- Network core
- · Peripheral with dedicated pins
- · Trace and debug (TaD) subsystem

By default, all pins are assigned to the application core. The application core's MCUSEL bitfield in register PIN_CNF[n] (n=0..31) (Retained) on page 229 controls the allocation of the pins into cores, peripherals and the TaD subsystem.

The pin's state, being either an output, input, or analog, can only be controlled and observed by the core for which the pin was allocated. Reading a pin that is not allocated to the current core will return zero, and writes will be ignored. If a pin is allocated to a subsystem that cannot access it, the pin stays under control of the application core's GPIO peripheral.

The GPIO peripheral of any core has its own set of registers that can be read and written independently, but they only affect a pin when it has been allocated to this core. Reading the GPIO peripheral registers of one core does not reveal the register contents of a different core.

The following figure illustrates how to assign a pin to a core, to a peripheral that has dedicated pins, or a subsystem such as trace and debug.






Figure 58: Pin allocation in multiple-core system

Note: To avoid glitches, changing the MCUSEL bitfield for a pin should only occur when the pin is disabled.

Also note that when a pin p is not assigned to the application core, the application core's GPIO LATCH register, PIN_CNF[p].MCUSEL bitfield, and PIN_CNF[p].SENSE bitfield is prevented. For these, any write operations are ignored, and any read operation will return 0.

7.13.2 Pin configuration

The GPIO port peripheral implements up to 32 pins, PIN0 through PIN31. Each of these pins can be individually configured in the PIN_CNF[n] registers (n=0..31).

Note: For more information on pin assignment and the corresponding effect of read and write operations of GPIO registers, see Assigning pins between cores, peripherals, or subsystems on page 221.

The following parameters can be configured through these registers:

- Direction
- Drive strength
- Enabling of pull-up and pull-down resistors
- Pin sensing
- Input buffer disconnect
- Analog input (for selected pins)

Note: All write-capable registers are retained registers, see POWER — Power control on page 43 for more information.



The input buffer of a GPIO pin can be disconnected from the pin to enable power savings when the pin is not used as an input, see GPIO port and the GPIO pin details on page 221. Inputs must be connected to get a valid input value in the IN register, and for the sense mechanism to get access to the pin.

Other peripherals in the system can connect to GPIO pins and override their output value and configuration, or read their analog or digital input value. See GPIO port and the GPIO pin details on page 221

Selected pins also support analog input signals, see ANAIN in GPIO port and the GPIO pin details on page 221. The assignment of the analog pins can be found in Pin assignments on page 783.

The drive strength is configured using the DRIVE field of register PIN_CNF[n] (n=0..31) (Retained) on page 229. Some pins may not support every drive configuration, see Pin assignments on page 783 for more information.

The following delays should be taken into considerations:

- There is a delay of 2 CPU clock cycles from the GPIO pad to the IN register.
- The GPIO pad must be low (or high depending on the SENSE polarity) for 3 CPU clock cycles after DETECT has gone high to generate a new DETECT signal.

Note: When a pin is configured as digital input, care has been taken to minimize increased current consumption when the input voltage is between V_{IL} and V_{IH} . However, it is a good practice to ensure that the external circuitry does not drive that pin to levels between V_{IL} and V_{IH} for a long period of time.

7.13.3 Pin sense mechanism

Pins sensitivity can be individually configured, through the SENSE field in the PIN_CNF[n] register, to detect either a high level or a low level on their input.

Note: Refer to Assigning pins between cores, peripherals, or subsystems on page 221 for pin assignment and corresponding effect of read and write operations of GPIO registers

When the correct level is detected on any such configured pin, the sense mechanism will set the DETECT signal high. Each pin has a separate DETECT signal. Default behavior, defined by the DETECTMODE register, is that the DETECT signals from all pins in the GPIO port are combined into one common DETECT signal that is routed throughout the system, which then can be utilized by other peripherals. This mechanism is functional in both System ON and System OFF modes.

DETECTMODE and DETECTMODE_SEC are provided to handle secure and non-secure pins.

DETECTMODE_SEC register is available to control the behavior associated to pin marked as secure, while the DETECTMODE register is restricted to pin marked as non-secure. Please refer to GPIO security on page 224 for more details.

Make sure that a pin is in a level that cannot trigger the sense mechanism before enabling it. The DETECT signal will go high immediately if the SENSE condition configured in the PIN_CNF registers is met when the sense mechanism is enabled. This will trigger a PORT event if the DETECT signal was low before enabling the sense mechanism.

The DETECT signal is also used by power and clock management system to exit from System OFF mode, and by GPIOTE to generate the PORT event. In addition GPIOTE_SEC is used for PORT event related to secure pins). See POWER — Power control on page 43 and GPIOTE — GPIO tasks and events on page 231 for more information about how the DETECT signal is used.

When a pin's PINx.DETECT signal goes high, a flag will be set in the LATCH register. For example, when the PINO.DETECT signal goes high, bit 0 in the LATCH register will be set to '1'. If the CPU performs a clear operation on a bit in the LATCH register when the associated PINx.DETECT signal is high, the bit in the LATCH register will only be cleared if the CPU explicitly clears it by



writing a '1' to the bit that shall be cleared, i.e. the LATCH register will not be affected by a PINx.DETECT signal being set low.

The LDETECT signal will be set high when one or more bits in the LATCH register are '1'. The LDETECT signal will be set low when all bits in the LATCH register are successfully cleared to '0'.

If one or more bits in the LATCH register are '1' after the CPU has performed a clear operation on the LATCH registers, a rising edge will be generated on the LDETECT signal. This is illustrated in DETECT signal behavior on page 224.

Note: The CPU can read the LATCH register at any time to check if a SENSE condition has been met on one or more of the the GPIO pins, even if that condition is no longer met at the time the CPU queries the LATCH register. This mechanism will work even if the LDETECT signal is not used as the DETECT signal.

The LDETECT signal is by default not connected to the GPIO port's DETECT signal, but via the DETECTMODE register it is possible to change from default behavior to DETECT signal being derived directly from the LDETECT signal instead. See GPIO port and the GPIO pin details on page 221. DETECT signal behavior on page 224 illustrates the DETECT signal behavior for these two alternatives.




Figure 59: DETECT signal behavior

7.13.4 GPIO security

The general purpose input/output (GPIO) peripheral is implemented as a *split-security* peripheral. If marked as non-secure, it can be accessed by both secure and non-secure accesses but will behave differently depending on the access type.

Note: For more information on pin assignment and the corresponding effect of read and write operations of GPIO registers, see Assigning pins between cores, peripherals, or subsystems on page 221.

A non-secure peripheral access will only be able to configure and control pins defined as non-secure in the system protection unit (SPU) GPIOPORT.PERM[] register(s).

NORDIC

A non-secure access to a register or a bitfield controlling a pin marked as secure in GPIO.PERM[] register(s) will be ignored. Write access will have no effect and read access will return a zero value.

No exception is triggered when a non-secure access targets a register or bitfield controlling a secure pin. For example, if the bit \pm is set in the SPU.GPIO.PERM[0] register (declaring Pin P0. \pm as secure), then

- non-secure write accesses to OUT, OUTSET, OUTCLR, DIR, DIRSET, DIRCLR and LATCH registers will not be able to write to bit i of those registers
- non-secure write accesses to registers PIN[i].OUT and PIN_CNF[i] will be ignored
- non-secure read accesses to registers OUT, OUTSET, OUTCLR, IN, DIR, DIRSET, DIRCLR and LATCH will always read a '0' for the bit at position $\dot{\text{1}}$
- non-secure read accesses to registers PIN[i].OUT, PIN[i].OUT and PIN CNF[i] will always return 0

The GPIO.DETECTMODE and GPIO.DETECTMODE_SEC registers are handled differently than the other registers mentioned before. When accessed by a secure access, the DETECTMODE_SEC register control the source for the DETECT_SEC signal for the pins marked as secure. When accessed by a non-secure access, the DETECTMODE_SEC is read as zero and write accesses are ignored. The GPIO.DETECTMODE register controls the source for the DETECT_NSEC signal for the pins defined as non-secure.

The DETECT_NSEC signal is routed to the GPIOTE peripheral, allowing generation of events and interrupts from pins marked as non-secure. The DETECT_SEC signal is routed to the GPIOTESEC peripheral, allowing generation of events and interrupts from pins marked as secure. Principle of direct pin access on page 225 illustrates how the DETECT_NSEC and DETECT_SEC signals are generated from the GPIO PIN[].DETECT signals.




Figure 60: Principle of direct pin access



7.13.5 Registers

Base address	Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50842500	APPLICATION	CDIO	P0 : S	SPLIT	NA	General purpose input and	P0.00 to P0.31
0x40842500	APPLICATION	GPIO	P0 : NS	SPLII		output, port 0	implemented
0x50842800	APPLICATION	CDIO	P1:S	SPLIT	NA	General purpose input and	P1.00 to P1.15
0x40842800	APPLICATION	GPIO	P1 : NS	SPLII		output, port 1	implemented
0x418C0500	NETWORK	GPIO	P0	NS	NA	General purpose input and	P0.00 to P0.31
						output	implemented
0x418C0800	NETWORK	GPIO	P1	NS	NA	General purpose input and	P1.00 to P1.15
						output	implemented

Table 77: Instances

Register	Offset	Security	Description	
OUT	0x004		Write GPIO port	Retained
OUTSET	0x008		Set individual bits in GPIO port	
OUTCLR	0x00C		Clear individual bits in GPIO port	
IN	0x010		Read GPIO port	
DIR	0x014		Direction of GPIO pins	Retained
DIRSET	0x018		DIR set register	
DIRCLR	0x01C		DIR clear register	
LATCH	0x020		Latch register indicating what GPIO pins that have met the criteria set in the	Retained
			PIN_CNF[n].SENSE registers	
DETECTMODE	0x024		Select between default DETECT signal behavior and LDETECT mode (For non-secure	Retained
			pin only)	
DETECTMODE_SEC	0x028		Select between default DETECT signal behavior and LDETECT mode (For secure pin	Retained
			only)	
PIN_CNF[n]	0x200		Configuration of GPIO pins	Retained

Table 78: Register overview

7.13.5.1 OUT (Retained)

Address offset: 0x004

This register is a retained register

Write GPIO port

Bit nu	umber			31 30 29 28 27	26 25 2	4 23 22	21 20	0 19	18 17	7 16 1	5 14	13 12	2 11	10 9	8 6	7	6	5	4 3	2	1 0
ID				f e d c b	a Z '	Y X W	′ V L	J T	S R	Q F	0	N M	1 L	Κ.	J I	Н	G	F	E D	С	ВА
Rese	t 0x000	00000		0 0 0 0 0	0 0 0	0 0	0 0	0	0 0	0 0	0	0 0	0	0 (0 0	0	0	0	0 0	0	0 0
ID																					
A-f	RW	PIN[i] (i=031)				Pin i															
			Low	0		Pin d	river i	is lov	v												
			High	1		Pin d	river i	is hig	h												


7.13.5.2 OUTSET

Address offset: 0x008

Set individual bits in GPIO port

Note: Read: reads value of OUT register.

NORDIC SEMICONDUCTOS



7.13.5.3 OUTCLR

Address offset: 0x00C

Clear individual bits in GPIO port


Note: Read: reads value of OUT register.

Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f edcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A-f	RW	PIN[i] (i=031)			Pin i
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no
					effect

7.13.5.4 IN

Address offset: 0x010

Read GPIO port




7.13.5.5 DIR (Retained)

Address offset: 0x014

This register is a retained register

Direction of GPIO pins





7.13.5.6 DIRSET

Address offset: 0x018

DIR set register

Note: Read: reads value of DIR register.

Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f edcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A-f	RW	PIN[i] (i=031)			Set as output pin i
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output; writing a '0' has no
					effect

7.13.5.7 DIRCLR

Address offset: 0x01C

DIR clear register

Note: Read: reads value of DIR register.

Bit n	umber			31 30 29 28 27	26 25 2	4 23	22 21	1 20	19 1	.8 17	16	15 1	4 13	12	11 1	10 9	8	7	6	5 4	4 3	2	1 0
ID				f e d c b	a Z \	ΥX	w v	′ U	Т 5	S R	Q	P C) N	М	L	K J	-1	Н	G	F E	E D	С	ВА
Rese	t 0x000	00000		0 0 0 0 0	0 0 0	0 0	0 0	0	0 (0 0	0	0 (0	0	0	0 0	0	0	0	0 () (0	0 0
ID																							
A-f	RW	PIN[i] (i=031)				Set	t as ir	nput	pin	i													
			Input	0		Rea	ad: p	in se	t as	inpu	it												
			Output	1		Rea	ad: p	in se	t as	out	out												
			Clear	1		Wr	ite: v	vritir	ng a	'1' s	ets p	oin t	o in	out;	wri	ting	a '0	' ha	is n	0			
						eff	ect																

7.13.5.8 LATCH (Retained)

Address offset: 0x020

This register is a retained register

Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers




Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID	
A-f RW PIN[i] (i=031)	Status on whether PIN[i] has met criteria set in
	PIN_CNF[i].SENSE register. Write '1' to clear.
NotLatched	0 Criteria has not been met
Latched	1 Criteria has been met

7.13.5.9 DETECTMODE (Retained)

Address offset: 0x024

This register is a retained register

Select between default DETECT signal behavior and LDETECT mode (For non-secure pin only)




7.13.5.10 DETECTMODE_SEC (Retained)

Address offset: 0x028

This register is a retained register


Select between default DETECT signal behavior and LDETECT mode (For secure pin only)



7.13.5.11 PIN_CNF[n] (n=0..31) (Retained)

Address offset: $0x200 + (n \times 0x4)$ This register is a retained register

Configuration of GPIO pins





Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				GGG	E E DDDD CCBA
Rese	t 0x000	00002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
					Note: Some pins may not support every drive
					configuration.
					comparation.
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			DOS1	4	Disconnect '0', standard '1' (normally used for wired-or
					connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
					connections)
			SOD1	6	Standard '0', disconnect '1' (normally used for wired-and
					connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
					connections)
			E0E1	11	Extra high drive '0', extra high drive '1'
E	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level
G	RW	MCUSEL			Select which MCU/Subsystem controls this pin
					Note: this field is only accessible from secure code.
			AppMCU	0x0	Application MCU
			NetworkMCU	0x1	Network MCU
			Peripheral	0x3	Peripheral with dedicated pins
			TND	0x7	Trace and Debug Subsystem

7.13.6 Electrical specification

7.13.6.1 GPIO Electrical Specification

Symbol	Description	Min. Typ.	Max.	Units
V _{IH}	Input high voltage	0.7 x	VDD	V
		VDD		
V_{IL}	Input low voltage	VSS	0.3 x	V
			VDD	
$V_{OH,SD}$	Output high voltage, standard drive, 0.5 mA, VDD \geq 1.7 V	VDD -	VDD	V
		0.4		





Symbol	Description	Min.	Тур.	Max.	Units
V _{OH,HDH}	Output high voltage, high drive, 5 mA, VDD ≥ 2.7 V	VDD -		VDD	V
		0.4			
V _{OH,HDL}	Output high voltage, high drive, 3 mA, VDD ≥ 1.7 V	VDD -		VDD	V
		0.4			
$V_{OL,SD}$	Output low voltage, standard drive, 0.5 mA, VDD \geq 1.7 V	VSS		VSS + 0.4	4 V
V _{OL,HDH}	Output low voltage, high drive, 5 mA, VDD ≥ 2.7 V	VSS		VSS + 0.4	4 V
V _{OL,HDL}	Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V	VSS		VSS + 0.4	4 V
$I_{OL,SD}$	Current at VSS + 0.4 V, output set low, standard drive, VDD	1	2	4	mA
	≥ 1.7 V				
I _{OL,HDH}	Current at VSS + 0.4 V, output set low, high drive, VDD \geq 2.7 V	6			mA
I _{OL,HDL}	Current at VSS + 0.4 V, output set low, high drive, VDD \geq 1.7	3			mA
	V				
I _{OL,HDL,QSPI}	Current at VSS + 0.4 V, output set low, high drive, VDD \geq 1.7 V		10		mA
I _{OL,HDL,TWIM}	Current at VSS + 0.4 V, output set low, high drive, VDD \geq 1.7		50		mA
	V				
I _{OH,SD}	Current at VDD - 0.4 V, output set high, standard drive, VDD ≥1.7	1	2	3	mA
I _{OH,HDH}	Current at VDD - 0.4 V, output set high, high drive, VDD ≥ 2.7 V	6			mA
I _{OH,HDL}	Current at VDD - 0.4 V, output set high, high drive, VDD ≥ 1.7 V	3			mA
I _{OH,HDL,QSPI}	Current at VDD - 0.4 V, output set high, high drive, VDD \geq 1.7 V		10		mA
t _{RF,15pF}	Rise/fall time, standard drive mode, 10 to 90%, 15 pF load ¹		9		ns
t _{RF,25pF}	Rise/fall time, standard drive mode, 10 to 90%, 25 pF load ¹		14		ns
t _{RF,50pF}	Rise/fall time, standard drive mode, 10 to 90%, 50 pF load ¹		26		ns
t _{HRF,10pF,QSPI96}	Rise/Fall time, high drive mode, 20 to 80%, 10 pF load, VDD		8.5		ns
	1.6 V to 3.6 V, QSPI running at 96 MHz ¹				
t _{HRF,15pF}	Rise/Fall time, high drive mode, 10 to 90%, 15 pF load ¹		4		ns
t _{HRF,25pF}	Rise/Fall time, high drive mode, 10 to 90%, 25 pF load ¹		5		ns
t _{HRF,50pF}	Rise/Fall time, high drive mode, 10 to 90%, 50 pF load ¹		9		ns
R _{PU}	Pull-up resistance		13		kΩ
R _{PD}	Pull-down resistance		13		kΩ
C _{PAD}	Pad capacitance		1.5		pF
C _{PAD NFC}	Pad capacitance on NFC pads		4		pF
I _{NFC_LEAK}	Leakage current between NFC pads when driven to		1	10	μΑ
C_LLAN	different states			-	

7.14 GPIOTE — GPIO tasks and events

The GPIO tasks and events (GPIOTE) module provides functionality for accessing GPIO pins using tasks and events. Each GPIOTE channel can be assigned to one pin.

A GPIOTE block enables GPIOs to generate events on pin state change which can be used to carry out tasks through the PPI system. A GPIO can also be driven to change state on system events using the PPI system. Tasks and events are briefly introduced in Peripheral interface on page 146, and GPIO is described in more detail in GPIO — General purpose input/output on page 220.

NORDIC

¹ Rise and fall times based on simulations

Low power detection of pin state changes is possible when in System ON or System OFF.

Up to three tasks can be used in each GPIOTE channel for performing write operations to a pin. Two tasks are fixed (SET and CLR), and one (OUT) is configurable to perform following operations:

- Set
- Clear
- Toggle

An event can be generated in each GPIOTE channel from one of the following input conditions:

- Rising edge
- · Falling edge
- Any change

7.14.1 Pin events and tasks

The GPIOTE module has a number of tasks and events that can be configured to operate on individual GPIO pins.

The secure instance of the GPIOTE peripheral is able to operate on all GPIO pins configured in GPIOTE.CONFIG[n].PSEL.

The non-secure instance of the GPIOTE peripheral is able to operate only on non-secure GPIO pins. The field GPIOTE.CONFIG[n].PSEL can only select a non-secure pin.

The tasks SET[n], CLR[n], and OUT[n] can write to individual pins, and events IN[n] can be generated from input changes of individual pins.

The SET task will set the pin selected in GPIOTE.CONFIG[n].PSEL to high. The CLR task will set the pin low.

The effect of the OUT task on the pin is configurable in CONFIG[n].POLARITY. It can set the pin high, set it low, or toggle it.

Tasks and events are configured using the CONFIG[n] registers. One CONFIG[n] register is associated with a set of SET[n], CLR[n], and OUT[n] tasks and IN[n] events.

As long as a SET[n], CLR[n], and OUT[n] task or an IN[n] event is configured to control pin **n**, the pin's output value will only be updated by the GPIOTE module. The pin's output value, as specified in the GPIO, will be ignored as long as the pin is controlled by GPIOTE. Attempting to write to the pin as a normal GPIO pin will have no effect. When the GPIOTE is disconnected from a pin, the associated pin gets the output and configuration values specified in the GPIO module, see MODE field in CONFIG[n] register.

When conflicting tasks are triggered simultaneously (i.e. during the same clock cycle) in one channel, the priority of the tasks is as described in the following table.

Priority	Task
1	OUT
2	CLR
3	SET>

Table 79: Task priorities

When setting the CONFIG[n] registers, MODE=Disabled does not have the same effect as MODE=Task and POLARITY=None. In the latter case, a CLR or SET task occurring at the exact same time as OUT will end up with no change on the pin, based on the priorities described in the table above.

When a GPIOTE channel is configured to operate on a pin as a task, the initial value of that pin is configured in the OUTINIT field of CONFIG[n].



7.14.2 Port event

PORT is an event that can be generated from multiple input pins using the GPIO DETECT signal.

The event will be generated on the rising edge of the DETECT signal. See GPIO — General purpose input/output on page 220 for more information about the DETECT signal.

There are two DETECT signals that come from the GPIO peripheral. The secure DETECT_SEC, for the secure instance of the GPIOTE peripheral, and the non-secure DETECT_NONSEC, for the non-secure instance of the GPIOTE peripheral.

The GPIO DETECT signal will not wake the system up again if the system is put into System ON IDLE while the DETECT signal is high. Clear all DETECT sources before entering sleep. If the LATCH register is used as a source, a new rising edge will be generated on DETECT if any bit in LATCH is still high after clearing all or part of the register. This could occur if one of the PINx.DETECT signals is still high, for example. See Pin sense mechanism on page 223 for more information.

Setting the system to System OFF while DETECT is high will cause a wakeup from System OFF reset.

This feature can be used to wake up the CPU from a WFI or WFE type sleep in System ON when all peripherals and the CPU are idle, meaning the lowest power consumption in System ON mode.

To prevent spurious interrupts from the PORT event while configuring the sources, the following steps must be performed:

- 1. Disable interrupts on the PORT event (through INTENCLR.PORT).
- 2. Configure the sources (PIN CNF[n].SENSE).
- **3.** Clear any potential event that could have occurred during configuration (write 0 to EVENTS PORT).
- 4. Enable interrupts (through INTENSET.PORT).

7.14.3 Tasks and events pin configuration

Each GPIOTE channel is associated with one physical GPIO pin through the CONFIG.PSEL field.

When Event mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an input, overriding the DIR setting in GPIO. Similarly, when Task mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an output overriding the DIR setting and OUT value in GPIO. When Disabled is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will use its configuration from the PIN[n].CNF registers in GPIO.

Note: A pin can only be assigned to one GPIOTE channel at a time. Failing to do so may result in unpredictable behavior.

7.14.4 Low power

In Event mode (CONFIG.MODE=Event), the register LATENCY on page 238 makes it possible to trade off detection speed (latency) versus power consumption.

If the input signal on the GPIO pin has sufficient hold time, LATENCY=LowPower can be used, thus saving power. Figure below shows hold times for LoToHi transitions, but the same conditions apply for HiToLo.




Figure 61: GPIOTE minimum hold time for different GPIOTE.LATENCY selections

For the values of minimum hold times, refer to .



LowPower mode can be used with both PORT event (EVENTS_PORT) and IN event (EVENTS_IN). The GPIO pins must have their PIN_CNF[n].SENSE configured.

When using LowPower with IN event, the GPIO PIN_CNF[] register's SENSE field needs to be configured according to CONFIG.POLARITY for the selected pin.

- When CONFIG.POLARITY=LoToHi, SENSE must be set to High.
- When CONFIG.POLARITY=HiToLo, SENSE must be set to Low.

When using LowPower with PORT event, the GPIO PIN_CNF[] register's SENSE field can have any value.

CONFIG.POLARITY=Toggle is not supported for LATENCY=LowPower.

7.14.5 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x5000D000 APPLICATION	GDIOTE	GPIOTE0	c		GPIO tasks and events	0
			3			
0x4002F000 APPLICATION	GPIOTE	GPIOTE1	NS	NA	GPIO tasks and events	
0x4100A000 NETWORK	GPIOTE	GPIOTE	NS	NA	GPIO tasks and events	

Table 80: Instances


Register	Offset Securi	ty Description
TASKS_OUT[n]	0x000	Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in
		CONFIG[n].POLARITY.
TASKS_SET[n]	0x030	Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high.
TASKS_CLR[n]	0x060	Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low.
SUBSCRIBE_OUT[n]	0x080	Subscribe configuration for task OUT[n]
SUBSCRIBE_SET[n]	0x0B0	Subscribe configuration for task SET[n]
SUBSCRIBE_CLR[n]	0x0E0	Subscribe configuration for task CLR[n]
EVENTS_IN[n]	0x100	Event generated from pin specified in CONFIG[n].PSEL
EVENTS_PORT	0x17C	Event generated from multiple input GPIO pins with SENSE mechanism enabled
PUBLISH_IN[n]	0x180	Publish configuration for event IN[n]
PUBLISH_PORT	0x1FC	Publish configuration for event PORT
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
LATENCY	0x504	Latency selection for Event mode (MODE=Event) with rising or falling edge detection
		on the pin.
CONFIG[n]	0x510	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Table 81: Register overview

7.14.5.1 TASKS OUT[n] (n=0..7)

Address offset: $0x000 + (n \times 0x4)$

Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY.






7.14.5.2 TASKS_SET[n] (n=0..7)

Address offset: $0x030 + (n \times 0x4)$


Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high.



7.14.5.3 TASKS_CLR[n] (n=0..7)

Address offset: $0x060 + (n \times 0x4)$


Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low.



7.14.5.4 SUBSCRIBE_OUT[n] (n=0..7)

Address offset: $0x080 + (n \times 0x4)$

Subscribe configuration for task OUT[n]




7.14.5.5 SUBSCRIBE_SET[n] (n=0..7)

Address offset: $0x0B0 + (n \times 0x4)$

Subscribe configuration for task SET[n]






7.14.5.6 SUBSCRIBE_CLR[n] (n=0..7)

Address offset: $0x0E0 + (n \times 0x4)$


Subscribe configuration for task CLR[n]



7.14.5.7 EVENTS_IN[n] (n=0..7)

Address offset: $0x100 + (n \times 0x4)$


Event generated from pin specified in CONFIG[n].PSEL



7.14.5.8 EVENTS PORT

Address offset: 0x17C

Event generated from multiple input GPIO pins with SENSE mechanism enabled






7.14.5.9 PUBLISH_IN[n] (n=0..7)

Address offset: $0x180 + (n \times 0x4)$


Publish configuration for event IN[n]



7.14.5.10 PUBLISH_PORT

Address offset: 0x1FC

Publish configuration for event PORT



7.14.5.11 INTENSET

Address offset: 0x304

Enable interrupt


Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	1	HGFEDCBA
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A-H RW IN[i] (i=07)		Write '1' to enable interrupt for event IN[i]
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
I RW PORT		Write '1' to enable interrupt for event PORT
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

7.14.5.12 INTENCLR

Address offset: 0x308

Disable interrupt






7.14.5.13 LATENCY

Address offset: 0x504

Latency selection for Event mode (MODE=Event) with rising or falling edge detection on the pin.


POLARITY=Toggle can only be used with LATENCY=LowLatency.



7.14.5.14 CONFIG[n] (n=0..7)

Address offset: $0x510 + (n \times 0x4)$

Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event





Bit n	umber			31 30	29 28	3 27	26 2	5 24	23	22 2	1 2	0 19	18	3 17	16	15 1	L4 :	13 1	2 1	1 10	9	8	7	6 5	5 4	3	2	1	0
ID											E	E		D	D			C E	3 E	3 B	В	В						Α	Α
Rese	t 0x000	00000		0 0	0 0	0	0 0	0	0	0 0) (0 0	0	0	0	0	0	0 0) (0 0	0	0	0	0 () (0	0	0	0
			Task	3					Tas	k mo	ode	e			Т		Т		Т		Т								
									The	e GPI	10 :	spec	cifie	ed b	y P	SEL	wil	l be	со	nfig	ure	d as	an	out	put				
									and	d trig	gge	ring	the	e SE	T[n], CI	LR[n] o	r C	UT[n] 1	task	wil						
									per	rforn	n th	he o	per	atic	n s	pec	ifie	d by	/ P	OLA	RIT	10 Y	th	e piı	n.				
									Wh	nen e	ena	bled	d as	at	ask	the	GF	TOIS	Εr	nod	ule	will	aco	quire	9				
									the	pin	an	d th	e p	in c	an	no le	ong	ger l	oe '	writ	ten	as	a re	gula	ır				
									out	tput	pin	n fro	m t	he (GPI	0 m	od	ule.											
В	RW	PSEL		[031	L]				GPI	IO nı	um	ber	ass	ocia	ite	iw b	th:	SET[[n],	CLF	R[n]	, an	d O	UT[n]				
									tas	ks ar	nd I	IN[n	ı] ev	vent															
С	RW	PORT		[01]					Por	rt nu	mb	oer																	
D	RW	POLARITY							Wh	nen I	n ta	ask ı	mo	de:	Ор	erat	ion	to	be	per	fori	ned	on	out	put				
									wh	en C	TUC	Γ[n]	tas	k is	trig	ger	ed.	Wh	en	In e	eve	nt m	od	2:					
									Ор	erati	ion	on	inp	ut t	hat	sha	ll t	rigg	er I	N[n] e	vent							
			None	0					Tas	k mo	ode	e: No	o ef	fect	on	pin	fro	om (วบ	T[n]	ta	sk. E	ver	it					
									mo	de: ı	no	IN[r	n] e	ven	t ge	ener	ate	d o	n p	in a	ctiv	ity.							
			LoToHi	1					Tas	k mo	ode	e: Se	t p	in fr	om	OU	T[r	ı] ta	sk.	Eve	ent	mod	le:						
									Gei	nera	te I	IN[n	ı] ev	vent	wl	nen	risi	ng e	edg	e o	n p	in.							
			HiToLo	2					Tas	k mo	ode	e: Clo	ear	pin	fro	m C	רטכ	[n]	tas	k. E	ver	nt m	ode	::					
									Gei	nera	te I	IN[n	ı] ev	vent	wl	nen	fal	ing	ed	ge c	n p	in.							
			Toggle	3					Tas	k mo	ode	e: To	ggl	e pi	n fr	om	Οl	JT[n]. E	ven	ıt m	ode	:: G	enei	rate				
									IN[n] w	he	n an	ıy c	han	ge (on p	in.												
									РО	LARI	TY:	=Tog	ggle	rec	uir	es t	he	use	of										
									LAT	ENC	Y=	Low	Lat	enc	у.														
E	RW	OUTINIT							Wh	nen i	n ta	ask ı	mo	de:	Init	ial v	⁄alι	ie o	fth	e o	utp	ut v	/he	n th	e				
									GPI	IOTE	ch	nann	el i	s co	nfi	gure	d.	Wh	en	in e	ver	it m	ode	: No)				
									effe	ect.																			
			Low	0					Tas	k mo	ode	e: Ini	itia	l val	ue	of p	in	befo	re	tasl	k tr	igge	ring	is l	ow				
			High	1					Tas	k mo	ode	e: Ini	itia	l val	ue	of p	in	befo	re	tasl	k tr	igge	ring	is h	nigh				

7.14.6 Electrical specification

$7.15 I^2 S$ — Inter-IC sound interface

The I²S (Inter-IC Sound) module, supports the original two-channel I²S format, and left- or right-aligned formats. It implements EasyDMA for sample transfer directly to and from RAM without CPU intervention.

The I²S peripheral has the following main features:

- Master and Slave mode
- Simultaneous bidirectional (TX and RX) audio streaming
- Original I²S and left- or right-aligned format
- 32, 24, 16 and 8-bit sample widths
- Separate sample and word widths
- Low-jitter master clock generator
- Various sample rates






Figure 62: I²S master

7.15.1 Mode

The I²S protocol specification defines two modes of operation, Master and Slave.

The I²S mode decides which of the two sides (master or slave) shall provide the clock signals LRCK and SCK, and these signals are always supplied by the master to the slave.

7.15.2 Transmitting and receiving

The I²S module supports both transmission (TX) and reception (RX) of serial data. In both cases the serial data is shifted synchronously to the clock signals SCK and LRCK.

TX data is written to the SDOUT pin on the falling edge of SCK, and RX data is read from the SDIN pin on the rising edge of SCK. The most significant bit (MSB) is always transmitted first.

Note: When starting a transmission in master mode, the first frame is filled with zeros.

TX and RX are available in both Master and Slave modes and can be enabled/disabled independently in the CONFIG.TXEN on page 258 and CONFIG.RXEN on page 258.

Transmission and/or reception is started by triggering the START task. With transmission enabled in CONFIG.TXEN), the TXPTRUPD event will be generated for every number of transmitted data words given by RXTXD.MAXCNT on page 263. Each data word contains one or more samples. The TXPTRUPD event is generated just before MAXCNT number of data words have been transmitted. Similarly, with reception enabled in CONFIG.RXEN, the RXPTRUPD event will be generated for every received data word given by RXTXD.MAXCNT on page 263. The RXPTRUPD event is generated just after MAXCNT number of data words have been received.

240 NORDIC*

The FRAMESTART event is generated synchronously to the active LRCK edge at the beginning of a frame after transmitting RXTXD.MAXCNT data words. The initial FRAMESTART event is generated at the first active edge of LRCK after the START task has been triggered. The FRAMESTART event is only defined for transmitting full left and right sample pairs. If MAXCNT is configured so that the frame ends between the left and right sample pairs, the FRAMESTART event is not generated. This occurs for the following combinations of SWIDTH and MAXCNT:

SWIDTH	MAXCNT restriction
24Bit	Only even numbers (2,4,6, etc)
32	Only even numbers (2, 4, 6, etc)
24Bitln32	Only even numbers (2, 4, 6, etc)

Table 82: Restrictions on combinations of SWIDTH and MAXCNT for correct FRAMESTART




Figure 63: Transmitting and receiving. CONFIG.FORMAT = Aligned, CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo, RXTXD.MAXCNT = 1

7.15.3 Left right clock (LRCK)

The left right clock (LRCK), often referred to as word clock, sample clock, or word select in I²S context, is the clock defining the frames in serial bitstreams sent and received on SDOUT and SDIN, respectively.

In I2S format, each frame contains one left and/or right sample pair. The left sample is transferred during the low half period of LRCK, followed by the right sample being transferred during the high half period of LRCK.

In Aligned format, each frame contains one left and/or right sample pair. The left sample is transferred during the high half period of LRCK, followed by the right sample being transferred during the low half period of LRCK.

For mono, the frame will contain only zeros for the unused half period of LRCK.

Consequently, the LRCK frequency is equivalent to the audio sample rate.

When operating in Master mode, the LRCK is generated from the MCK, and the frequency of LRCK is then given as:

LRCK = MCK / CONFIG.RATIO



LRCK always toggles around the falling edge of the serial clock SCK.

7.15.4 Serial clock (SCK)

The serial clock (SCK), often referred to as the serial bit clock, pulses once for each data bit being transferred on the serial data lines SDIN and SDOUT.

When operating in Master mode, the SCK is generated from the MCK, and the frequency of SCK is then given as:

```
SCK = 2 * LRCK * CONFIG.SWIDTH
```

The falling edge of the SCK falls on the toggling edge of LRCK.

When operating in Slave mode, SCK is provided by the external I²S master.

7.15.5 Master clock (MCK)

The master clock (MCK) is the clock from which LRCK and SCK are derived when operating in Master mode.

The master clock generator always needs to be enabled when in Master mode, but the generator can also be enabled when in Slave mode. Enabling the generator when in Slave mode can be useful in the case where the external master is not able to generate its own master clock.

MCK is generated from the clock source selected in the CONFIG.CLKCONFIG and CONFIG.MCKFREQ registers.

The following equation can be used to calculate the value of CONFIG.MCKFREQ for given MCK and clock source frequency:

$$MCKFREQ = 4096 \cdot \left[\frac{f_{MCK} \cdot 1048576}{f_{source} + \frac{f_{MCK}}{2}} \right]$$

Figure 64: MCK clock frequency equation

The parameter f_{MCK} is the requested MCK clock frequency in Hz, and f_{source} is the frequency of the selected clock source in Hz. Because of rounding errors, an accurate MCK clock may not be achievable. The equation does not take into account the maximum register value of CONFIG.MCKFREQ on page 259.

The actual MCK frequency can be calculated using the equation below.

$$f_{actual} = \frac{f_{source}}{\left[\frac{1048576 \cdot 4096}{MCKFREQ}\right]}$$

Figure 65: Actual MCK clock frequency

The clock error can be calculated using the equation below. The error e is the percentage difference from the requested f_{MCK} frequency.

$$e = 100 \cdot \frac{f_{actual} - f_{MCK}}{f_{MCK}} = 100 \cdot \frac{\frac{f_{source}}{1048576.4098} - f_{MCK}}{f_{MCK}}$$

Figure 66: MCK frequency error equation

The master clock generator does not add any jitter to the clock source chosen.

The master clock generator is enabled/disabled using CONFIG.MCKEN on page 258, and the generator is started or stopped by the START or STOP tasks respectively.

The MCK frequency can be adjusted on-the-fly:

• For PCLK32M, by using MCKFREQ



For ACLK, by adjusting the audio clock source, see CLOCK — Clock control on page 69.

In Master mode, the LRCK and the SCK frequencies are closely related as both are derived from MCK and set indirectly through CONFIG.RATIO on page 260 and CONFIG.SWIDTH on page 260.

When configuring these registers, the user is responsible for fulfilling the following requirements:

- 1. The SCK frequency can never exceed the MCK frequency.
- 2. The MCK/LRCK ratio shall be a multiple of 2 * CONFIG.SWIDTH.

The MCK signal can be routed to an output pin (specified in PSEL.MCK) to supply external I²S devices that require the MCK to be supplied from the outside.

When operating in Slave mode, the I²S module does not use the MCK and the MCK generator does not need to be enabled.




Figure 67: Relation between RATIO, MCK and LRCK

7.15.5.1 Clock source selection

The clock source for the master clock generator can be selected in the register CONFIG.CLKCONFIG on page 262. Choose one of the following clocks as the clock source:

- 32 MHz peripheral clock (PCLK32M), synchronous to HFCLK.
- Audio PLL clock (ACLK) with configurable frequency.

To improve the master clock accuracy and jitter performance, it is recommended (but not mandatory) that the PCLK32M source is running off the HFXO instead of the HFINT oscillator. The ACLK source requires the use of HFXO. See CLOCK — Clock control on page 69 for more information about starting HFXO for the relevant clock source.

The master clock generator can be bypassed so the MCK clock is derived directly from the input source. This can be configured in the BYPASS field of register CONFIG.CLKCONFIG on page 262.

7.15.5.2 Configuration examples

Configuration examples for CLKCONFIG = PCLK32M on page 244 and Configuration examples for CLKCONFIG = ACLK on page 244 show some configuration examples for popular sample rates, using both the 32 MHz master clock and the Audio PLL clock source.



Source frequency [Hz]	Requested LRCK [Hz]	RATIO	Requested MCK [Hz]	MCKFREQ	MCK [Hz]	LRCK [Hz]	LRCK error [%]
32000000	16000	32	512000	68173824	507936	15873	-0.8
32000000	16000	64	1024000	135274496	1032258	16129	8.0
32000000	16000	256	4096000	516685824	4000000	15625	-2.3
32000000	32000	32	1024000	135274496	1032258	32258	0.8
32000000	32000	64	2048000	266350592	2000000	31250	-2.3
32000000	32000	256	8192000	974741504	8000000	31250	-2.3
32000000	44100	32	1411200	185319424	1391304	43478	-1.4
32000000	44100	64	2822400	362815488	2909090	45455	3.1
32000000	48000	32	1536000	201326592	1523809	47619	-0.8
32000000	48000	64	3072000	393428992	3200000	50000	4.2
32000000	96000	32	3072000	393428992	3200000	100000	4.2
32000000	96000	64	6144000	752402432	6400000	100000	4.2

Table 83: Configuration examples for CLKCONFIG = PCLK32M

Source frequency [Hz]	Requested LRCK [Hz]	RATIO	Requested MCK [Hz]	MCKFREQ	MCK [Hz]	LRCK [Hz]	LRCK error [%]
11289600	44100	32	1411200	505286656	1411200	44100	0
11289600	44100	64	2822400	954433536	2822400	44100	0
12288000	16000	32	510000	175304704	512000	16000	0
12288000	16000	64	1024000	343597056	1024000	16000	0
12288000	32000	32	1024000	343597056	1024000	32000	0
12288000	32000	64	2048000	660762624	2048000	32000	0
12288000	48000	32	1536000	505286656	1536000	48000	0
12288000	48000	64	3072000	954433536	3072000	48000	0
12288000	96000	32	3072000	954433536	3072000	96000	0

Table 84: Configuration examples for CLKCONFIG = ACLK

7.15.6 Width, alignment and format

The register CONFIG.SWIDTH on page 260 defines the sample width of the data read and written to memory, as well as the number of SCK clock cycles per half-frame. Figure Aligned format, with CONFIG.SWIDTH configured to 16 bit samples in a 16 bit half-frame on page 245 illustrates a configuration with identical sample and half-frame widths. The number of SCK pulses matches the number of sample bits. Aligned format, with CONFIG.SWIDTH configured to 16-bit samples in a 24-bit half-frame on page 245 illustrates a configuration with greater half-frame width than sample width. The number of SCK pulses are greater than the number of sample bits, with the sample being left-aligned in the half-frame.




Figure 68: Aligned format, with CONFIG.SWIDTH configured to 16 bit samples in a 16 bit half-frame




Figure 69: Aligned format, with CONFIG.SWIDTH configured to 16-bit samples in a 24-bit half-frame

The register CONFIG.FORMAT on page 261 is used to choose whether a word shall be aligned on the LRCK edge, or be delayed one bit period after this edge:

- When using Aligned format, the first bit in a half-frame gets sampled on the first rising edge of SCK following a LRCK edge, as illustrated in Aligned format. Identical sample width and half-frame width.
 Left sample on high level of LRCK on page 245. The left sample is transferred during the high half period of LRCK.
- When using I²S format, the first bit in a half-frame (containing one left or right sample) gets sampled on the second rising edge of the SCK after a LRCK edge, as illustrated in I²S format. Identical sample width and half-frame width. Left sample on low level of LRCK on page 245. The left sample is transferred during the low half period of LRCK.




Figure 70: Aligned format. Identical sample width and half-frame width. Left sample on high level of LRCK




Figure 71: 1²S format. Identical sample width and half-frame width. Left sample on low level of LRCK

If the half-frame width differs from the sample width, the sample value can be either right or left-aligned inside a half-frame, as specified in CONFIG.ALIGN on page 261

- When using left-alignment, each half-frame starts with the MSB of the sample value, as illustrated by CONFIG.ALIGN set to left justified on page 245.
- When using right-alignment, each half-frame ends with the LSB of the sample value. This is illustrated in CONFIG.ALIGN set to right justified on page 246.




Figure 72: CONFIG.ALIGN set to left justified





Figure 73: CONFIG.ALIGN set to right justified

Slave mode considerations

In Slave mode, the sample width does not need to equal the half-frame width, or even frame size. This means that there can be extra or fewer SCK pulses per half-frame than what the sample and half-frame widths specified in CONFIG.SWIDTH on page 260 require.

In cases where **left-alignment** is used, and the number of SCK pulses per half-frame is **higher** than the configured width, the following will apply:

- For data received on SDIN, all bits after the least significant bit (LSB) of the word value will be discarded
- For data sent on SDOUT, all bits after the LSB of the word value will be 0.

In cases where **left-alignment** is used, and the number of SCK pulses per frame is **lower** than the word width, the following will apply:

• Data sent and received on SDOUT and SDIN will be truncated with the LSBs being removed first.

In cases where **right-alignment** is used, and the number of SCK pulses per frame is **higher** than the configured width, the following will apply:

- For data received on SDIN, all bits before the MSB of the word value will be discarded.
- For data sent on SDOUT, all bits after the LSB of the word value will be 0 (same behavior as for left-alignment).

In cases where **right-alignment** is used, and the number of SCK pulses per frame is **lower** than the configured width, the following will apply:

- Data received on SDIN will be sign-extended to the same number of bits as the sample width before being written to memory.
- Data sent on SDOUT will be truncated with the LSBs being removed first (same behavior as for left-alignment).

7.15.7 EasyDMA

The I²S module implements EasyDMA for accessing internal Data RAM without CPU intervention.

The source and destination pointers for the TX and RX data are configured in TXD.PTR on page 262 and RXD.PTR on page 262. The memory pointed to by these pointers will only be read or written when TX or RX are enabled in CONFIG.TXEN on page 258, and CONFIG.RXEN on page 258.

The addresses written to the pointer registers TXD.PTR on page 262 and RXD.PTR on page 262 are double-buffered in hardware. These double buffers are updated for every number of transmitted data words given by RXTXD.MAXCNT on page 263 read from/written to memory. The events TXPTRUPD and RXPTRUPD are generated whenever the TXD.PTR and RXD.PTR are transferred to these double buffers.

If TXD.PTR on page 262 is not pointing to the Data RAM region when transmission is enabled, or RXD.PTR on page 262 is not pointing to the Data RAM region when reception is enabled, an EasyDMA transfer may result in a HardFault and/or memory corruption. See Memory on page 18 for more information about the different memory regions.

Due to the nature of I²S, where the number of transmitted samples always equals the number of received samples (at least when both TX and RX are enabled), one common register RXTXD.MAXCNT on page 263 is used for specifying the sizes of these two memory buffers. The size of the buffers is specified in



a number of 32-bit words. Such a 32-bit memory word can either contain one 32-bit sample, one right-aligned 24-bit sample sign extended to 32-bit, two 16-bit samples or four 8-bit samples.

In Stereo mode (CONFIG.CHANNELS on page 261=Stereo), the samples are stored as left and right sample pairs in memory. Memory mapping for 8-bit stereo. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo. on page 247, Memory mapping for 16-bit stereo. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Stereo. on page 247 and Memory mapping for 24-bit stereo. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Stereo. on page 248 show how the samples are mapped to memory in this mode. The mapping is valid for both RX and TX.

In Mono mode (CONFIG.CHANNELS on page 261=Left or Right), RX sample from only one channel in the frame is stored in memory, the other channel sample is ignored. Memory mapping for 8-bit mono. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Left. on page 247, Memory mapping for 16-bit mono, left channel only. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Left. on page 248 and Memory mapping for 24-bit mono, left channel only. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Left. on page 248 show how RX samples are mapped to memory in this mode. For TX, the same outgoing sample read from memory is transmitted on both left and right in a frame, resulting in a mono output stream.

	31 24	23 16	15 8	7 0
x.PTR	Right sample 1	Left sample 1	Right sample 0	Left sample 0
x.PTR + 4	Right sample 3	Left sample 3	Right sample 2	Left sample 2
x.PTR + (n*2) - 4	Right sample n-1	Left sample n-1	Right sample n-2	Left sample n-2

Figure 74: Memory mapping for 8-bit stereo. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo.

	31 24	23 16	15 8	7 0
x.PTR	Left sample 3	Left sample 2	Left sample 1	Left sample 0
x.PTR + 4	Left sample 7	Left sample 6	Left sample 5	Left sample 4
x.PTR + n - 4	Left sample n-1	Left sample n-2	Left sample n-3	Left sample n-4

Figure 75: Memory mapping for 8-bit mono. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Left.

	31 16	15 0
x.PTR	Right sample 0	Left sample 0
x.PTR + 4	Right sample 1	Left sample 1
x.PTR + (n*4) - 4	Right sample n - 1	Left sample n - 1

Figure 76: Memory mapping for 16-bit stereo. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Stereo.






Figure 77: Memory mapping for 16-bit mono, left channel only. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Left.




Figure 78: Memory mapping for 24-bit stereo. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Stereo.



Figure 79: Memory mapping for 24-bit mono, left channel only. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Left.




Figure 80: Memory mapping for 32-bit stereo. CONFIG.SWIDTH = 32Bit, CONFIG.CHANNELS = Stereo.






Figure 81: Memory mapping for 32-bit mono, left channel only. CONFIG.SWIDTH = 32Bit, CONFIG.CHANNELS = Left.

7.15.8 Module operation

Described here is a typical operating procedure for the I²S module.

1. Configure the I²S module using the CONFIG registers

```
// Enable reception
NRF I2S->CONFIG.RXEN = (I2S CONFIG RXEN RXEN Enabled <<
                                      12S_CONFIG_RXEN_RXEN_Pos);
// Enable transmission
NRF I2S->CONFIG.TXEN = (I2S CONFIG TXEN TXEN Enabled <<
                                      I2S CONFIG TXEN TXEN Pos);
// Enable MCK generator
NRF I2S->CONFIG.MCKEN = (I2S CONFIG MCKEN MCKEN Enabled <<
                                       12S CONFIG MCKEN MCKEN Pos);
// MCKFREQ = 4 MHz
NRF I2S->CONFIG.MCKFREQ = I2S CONFIG MCKFREQ MCKFREQ 32MDIV8 <<
                                      12S_CONFIG_MCKFREQ_MCKFREQ_Pos;
// Ratio = 256
NRF I2S->CONFIG.RATIO = I2S CONFIG RATIO RATIO 256X <<
                                       12S CONFIG RATIO RATIO Pos;
// MCKFREQ = 4 MHz and Ratio = 256 gives sample rate = 15.625 \text{ ks/s}
// Sample width = 16 bit
NRF I2S->CONFIG.SWIDTH = I2S_CONFIG_SWIDTH_SWIDTH_16Bit <<
                                      12S CONFIG SWIDTH SWIDTH Pos;
// Alignment = Left
NRF I2S->CONFIG.ALIGN = I2S CONFIG ALIGN ALIGN Left <<
                                      12S CONFIG ALIGN ALIGN Pos;
// Format = I2S
NRF I2S->CONFIG.FORMAT = I2S CONFIG FORMAT FORMAT I2S <<
                                      12S CONFIG FORMAT FORMAT Pos;
// Use stereo
NRF I2S->CONFIG.CHANNELS = I2S CONFIG CHANNELS CHANNELS Stereo <<
                                       12S CONFIG CHANNELS CHANNELS Pos;
```



2. Map IO pins using the PINSEL registers

```
// MCK routed to pin 0
NRF_I2S->PSEL.MCK = (0 << I2S_PSEL_MCK_PIN_Pos) |
                   (I2S_PSEL_MCK_CONNECT_Connected <<
                                                 I2S PSEL MCK CONNECT Pos);
// SCK routed to pin 1
NRF I2S->PSEL.SCK = (1 << I2S PSEL SCK PIN Pos) |
                    (I2S PSEL SCK CONNECT Connected <<
                                                 12S_PSEL_SCK_CONNECT_Pos);
// LRCK routed to pin 2
NRF I2S->PSEL.LRCK = (2 << I2S PSEL LRCK PIN Pos) |
                     (I2S PSEL LRCK CONNECT Connected <<
                                                 12S_PSEL_LRCK_CONNECT_Pos);
// SDOUT routed to pin 3
NRF I2S->PSEL.SDOUT = (3 << I2S PSEL SDOUT PIN Pos) |
                     (I2S_PSEL_SDOUT_CONNECT_Connected <<
                                                12S_PSEL_SDOUT_CONNECT_Pos);
// SDIN routed on pin 4
NRF_I2S->PSEL.SDIN = (4 << I2S_PSEL_SDIN_PIN_POs) |
                     (I2S PSEL SDIN CONNECT Connected <<
                                                 12S PSEL SDIN CONNECT Pos);
```

3. Configure TX and RX data pointers using the TXD, RXD and RXTXD registers

```
NRF_I2S->TXD.PTR = my_tx_buf;
NRF_I2S->RXD.PTR = my_rx_buf;
NRF_I2S->TXD.MAXCNT = MY_BUF_SIZE;
```

4. Enable the I²S module using the ENABLE register

```
NRF_I2S->ENABLE = 1;
```

5. Start audio streaming using the START task

```
NRF_I2S->TASKS_START = 1;
```

6. Handle received and transmitted data when receiving the TXPTRUPD and RXPTRUPD events

```
if(NRF_I2S->EVENTS_TXPTRUPD != 0)
{
    NRF_I2S->TXD.PTR = my_next_tx_buf;
    NRF_I2S->EVENTS_TXPTRUPD = 0;
}
if(NRF_I2S->EVENTS_RXPTRUPD != 0)
{
    NRF_I2S->RXD.PTR = my_next_rx_buf;
    NRF_I2S->EVENTS_RXPTRUPD = 0;
}
```



7.15.9 Pin configuration

The MCK, SCK, LRCK, SDIN and SDOUT signals associated with the I²S module are mapped to physical pins according to the pin numbers specified in the PSEL.x registers.

These pins are acquired whenever the I²S module is enabled through the register ENABLE on page 257.

When a pin is acquired by the I²S module, the direction of the pin (input or output) will be configured automatically, and any pin direction setting done in the GPIO module will be overridden. The directions for the various I²S pins are shown below in GPIO configuration before enabling peripheral (Master mode) on page 251 and GPIO configuration before enabling peripheral (Slave mode) on page 251.

To secure correct signal levels on the pins in System OFF mode, and when the I²S module is disabled, these pins must be configured in the GPIO peripheral directly.

I ² S signal	I ² S pin	Direction	Output value	Comment
MCK	As specified in PSEL.MCK	Output	0	
LRCK	As specified in PSEL.LRCK	Output	0	
SCK	As specified in PSEL.SCK	Output	0	
SDIN	As specified in PSEL.SDIN	Input	Not applicable	
SDOUT	As specified in PSEL.SDOUT	Output	0	

Table 85: GPIO configuration before enabling peripheral (Master mode)

2	2			
I ² S signal	I ² S pin	Direction	Output value	Comment
МСК	As specified in PSEL.MCK	Output	0	
LRCK	As specified in PSEL.LRCK	Input	Not applicable	
SCK	As specified in PSEL.SCK	Input	Not applicable	
SDIN	As specified in PSEL.SDIN	Input	Not applicable	
SDOUT	As specified in PSEL.SDOUT	Output	0	

Table 86: GPIO configuration before enabling peripheral (Slave mode)

7.15.10 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50028000 APPLICATIO	N I2C	12S0 : S	US	SA	Inter-IC sound interface	
0x40028000	IN 123	12S0 : NS	03	3A	inter-ic sound interrace	

Table 87: Instances

Register	Offset	Security	Description
TASKS_START	0x000		Starts continuous I2S transfer. Also starts MCK generator when this is enabled
TASKS_STOP	0x004		Stops I2S transfer and MCK generator. Triggering this task will cause the event
			STOPPED to be generated.
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP
EVENTS_RXPTRUPD	0x104		The RXD.PTR register has been copied to internal double-buffers. When the
			I2S module is started and RX is enabled, this event will be generated for every
			RXTXD.MAXCNT words received on the SDIN pin.
EVENTS_STOPPED	0x108		I2S transfer stopped.
EVENTS_TXPTRUPD	0x114		The TDX.PTR register has been copied to internal double-buffers. When the
			12S module is started and TX is enabled, this event will be generated for every
			RXTXD.MAXCNT words that are sent on the SDOUT pin.




Register	Offset	Security	Description
EVENTS_FRAMESTART	0x11C		Frame start event, generated on the active edge of LRCK
PUBLISH_RXPTRUPD	0x184		Publish configuration for event RXPTRUPD
PUBLISH_STOPPED	0x188		Publish configuration for event STOPPED
PUBLISH_TXPTRUPD	0x194		Publish configuration for event TXPTRUPD
PUBLISH_FRAMESTART	0x19C		Publish configuration for event FRAMESTART
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ENABLE	0x500		Enable I2S module
CONFIG.MODE	0x504		I2S mode
CONFIG.RXEN	0x508		Reception (RX) enable
CONFIG.TXEN	0x50C		Transmission (TX) enable
CONFIG.MCKEN	0x510		Master clock generator enable
CONFIG.MCKFREQ	0x514		I2S clock generator control
CONFIG.RATIO	0x518		MCK / LRCK ratio
CONFIG.SWIDTH	0x51C		Sample width
CONFIG.ALIGN	0x520		Alignment of sample within a frame
CONFIG.FORMAT	0x524		Frame format
CONFIG.CHANNELS	0x528		Enable channels
CONFIG.CLKCONFIG	0x52C		Clock source selection for the I2S module
RXD.PTR	0x538		Receive buffer RAM start address.
TXD.PTR	0x540		Transmit buffer RAM start address
RXTXD.MAXCNT	0x550		Size of RXD and TXD buffers
PSEL.MCK	0x560		Pin select for MCK signal
PSEL.SCK	0x564		Pin select for SCK signal
PSEL.LRCK	0x568		Pin select for LRCK signal
PSEL.SDIN	0x56C		Pin select for SDIN signal
PSEL.SDOUT	0x570		Pin select for SDOUT signal

Table 88: Register overview

7.15.10.1 TASKS_START

Address offset: 0x000

Starts continuous I2S transfer. Also starts MCK generator when this is enabled




7.15.10.2 TASKS_STOP

Address offset: 0x004

Stops I2S transfer and MCK generator. Triggering this task will cause the event STOPPED to be generated.








7.15.10.3 SUBSCRIBE_START

Address offset: 0x080


Subscribe configuration for task START



7.15.10.4 SUBSCRIBE_STOP

Address offset: 0x084

Subscribe configuration for task STOP




7.15.10.5 EVENTS_RXPTRUPD

Address offset: 0x104


The RXD.PTR register has been copied to internal double-buffers. When the I2S module is started and RX is enabled, this event will be generated for every RXTXD.MAXCNT words received on the SDIN pin.





7.15.10.6 EVENTS_STOPPED


Address offset: 0x108 I2S transfer stopped.



7.15.10.7 EVENTS TXPTRUPD

Address offset: 0x114

The TDX.PTR register has been copied to internal double-buffers. When the I2S module is started and TX is enabled, this event will be generated for every RXTXD.MAXCNT words that are sent on the SDOUT pin.




7.15.10.8 EVENTS_FRAMESTART

Address offset: 0x11C

Frame start event, generated on the active edge of LRCK





7.15.10.9 PUBLISH_RXPTRUPD

Address offset: 0x184

Publish configuration for event RXPTRUPD

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	CHIDX		[2550]	DPPI channel that event RXPTRUPD will publish to.
В	RW	EN			
			Disabled	0	Disable publishing

7.15.10.10 PUBLISH_STOPPED

Address offset: 0x188


Publish configuration for event STOPPED

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	2 1 0
ID				В	A A A A A	А А А
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID						
Α	RW	CHIDX		[2550]	DPPI channel that event STOPPED will publish to.	
В	RW	EN				
			Disabled	0	Disable publishing	
			Enabled	1	Enable publishing	

7.15.10.11 PUBLISH_TXPTRUPD

Address offset: 0x194

Publish configuration for event TXPTRUPD







7.15.10.12 PUBLISH_FRAMESTART

Address offset: 0x19C

Publish configuration for event FRAMESTART

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event FRAMESTART will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.15.10.13 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit no	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					H F CB
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
В	RW	RXPTRUPD			Enable or disable interrupt for event RXPTRUPD
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	STOPPED			Enable or disable interrupt for event STOPPED
			Disabled	0	Disable
			Enabled	1	Enable
F	RW	TXPTRUPD			Enable or disable interrupt for event TXPTRUPD
			Disabled	0	Disable
			Enabled	1	Enable
Н	RW	FRAMESTART			Enable or disable interrupt for event FRAMESTART
			Disabled	0	Disable
			Enabled	1	Enable

7.15.10.14 INTENSET

Address offset: 0x304

Enable interrupt

Bit r	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					H F CB
Res	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
В	RW	RXPTRUPD			Write '1' to enable interrupt for event RXPTRUPD
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled





D:+				21 20 20 20 27 26 25 2	122 22 21 20 10 10 17 16 17 14 12 12 11 10 0 0 7 6 7 4 2 2 1 0
BIT N	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					H F C B
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
			Enabled	1	Read: Enabled
F	RW	TXPTRUPD			Write '1' to enable interrupt for event TXPTRUPD
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	FRAMESTART			Write '1' to enable interrupt for event FRAMESTART
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.15.10.15 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					H F C B
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
В	RW	RXPTRUPD			Write '1' to disable interrupt for event RXPTRUPD
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	TXPTRUPD			Write '1' to disable interrupt for event TXPTRUPD
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	FRAMESTART			Write '1' to disable interrupt for event FRAMESTART
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.15.10.16 ENABLE

Address offset: 0x500 Enable I2S module

Bit n	umber			31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	ENABLE			Enable I2S module
			Disabled	0	Disable
			Enabled	1	Enable






7.15.10.17 CONFIG.MODE


Address offset: 0x504

I2S mode




7.15.10.18 CONFIG.RXEN

Address offset: 0x508 Reception (RX) enable



7.15.10.19 CONFIG.TXEN

Address offset: 0x50C Transmission (TX) enable



7.15.10.20 CONFIG.MCKEN

Address offset: 0x510

Master clock generator enable



Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	Reset 0x00000001		0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $	
ID					
Α	RW	MCKEN			Master clock generator enable
			Disabled	0	Master clock generator disabled and PSEL.MCK not
					connected(available as GPIO).
			Enabled	1	Master clock generator running and MCK output on
					PSEL.MCK.

7.15.10.21 CONFIG.MCKFREQ

Address offset: 0x514

I2S clock generator control

Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A	
Rese	et 0x200	000000		0 0 1 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	MCKFREQ			I2S MCK frequency configuration
					NOTE: Enumerations are deprecated, use MCKFREQ
					equation.
					NOTE: The 12 least significant bits of the register are
					ignored and shall be set to zero.
			32MDIV2	0x80000000	32 MHz / 2 = 16.0 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV3	0x50000000	32 MHz / 3 = 10.6666667 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV4	0x40000000	32 MHz / 4 = 8.0 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV5	0x30000000	32 MHz / 5 = 6.4 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV6	0x28000000	32 MHz / 6 = 5.3333333 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV8	0x20000000	32 MHz / 8 = 4.0 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV10	0x18000000	32 MHz / 10 = 3.2 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV11	0x16000000	32 MHz / 11 = 2.9090909 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV15	0x11000000	32 MHz / 15 = 2.1333333 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV16	0x10000000	32 MHz / 16 = 2.0 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV21	0x0C000000	32 MHz / 21 = 1.5238095 MHz
					Deprecated, use MCKFREQ equation.
			32MDIV23	0x0B000000	32 MHz / 23 = 1.3913043 MHz
					Deprecated, use MCKFREQ equation.



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0x20000000		0 0 1 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
	32MDIV30	0x0880000	32 MHz / 30 = 1.0666667 MHz
			Deprecated, use MCKFREQ equation.
	32MDIV31	0x08400000	32 MHz / 31 = 1.0322581 MHz
			Deprecated, use MCKFREQ equation.
	32MDIV32	0x08000000	32 MHz / 32 = 1.0 MHz
			Deprecated, use MCKFREQ equation.
	32MDIV42	0x06000000	32 MHz / 42 = 0.7619048 MHz
	32.11.2.17.12	UNCOUCUS.	,
			Deprecated, use MCKFREQ equation.
	32MDIV63	0x04100000	32 MHz / 63 = 0.5079365 MHz
			Deprecated, use MCKFREQ equation.
	32MDIV125	0x020C0000	32 MHz / 125 = 0.256 MHz
			Deprecated, use MCKFREQ equation.

7.15.10.22 CONFIG.RATIO

Address offset: 0x518

MCK / LRCK ratio


Bit n	Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID					ААА
Rese	et 0x000	00006		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	RATIO			MCK / LRCK ratio
			32X	0	LRCK = MCK / 32
			48X	1	LRCK = MCK / 48
			64X	2	LRCK = MCK / 64
			96X	3	LRCK = MCK / 96
			128X	4	LRCK = MCK / 128
			192X	5	LRCK = MCK / 192
			256X	6	LRCK = MCK / 256
			384X	7	LRCK = MCK / 384
			512X	8	LRCK = MCK / 512

7.15.10.23 CONFIG.SWIDTH

Address offset: 0x51C

Sample width






7.15.10.24 CONFIG.ALIGN

Address offset: 0x520


Alignment of sample within a frame



7.15.10.25 CONFIG.FORMAT

Address offset: 0x524

Frame format




7.15.10.26 CONFIG.CHANNELS

Address offset: 0x528

Enable channels





7.15.10.27 CONFIG.CLKCONFIG

Address offset: 0x52C

Clock source selection for the I2S module

Bit r	number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					В А
Rese	et 0x000	000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	CLKSRC			Clock source selection
			PCLK32M	0	32MHz peripheral clock
			ACLK	1	Audio PLL clock
В	RW	BYPASS			Bypass clock generator. MCK will be equal to source input.
					If bypass is enabled the MCKFREQ setting has no effect.
			Disable	0	Disable bypass
			Enable	1	Enable bypass

7.15.10.28 RXD.PTR

Address offset: 0x538

Receive buffer RAM start address.

Bit n	umber			31	30	29	28	27 2	6 25	24	23	22 2	21 2	20 1	.9 1	8 17	' 16	15	14	13 1	.2 1	1 10	9	8	7	6	5 4	1 3	2	1	0
ID				Α	Α	Α	Α	A A	4 A	Α	Α	Α	Α.	A A	Α /	4 A	Α	Α	Α	A	4 4	A A	Α	Α	Α	Α.	A A	A A	Α	Α	Α
Rese	et 0x000	00000		0	0	0	0	0 (0	0	0	0	0	0 (0 (0 0	0	0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0
ID																															
Α	RW	PTR									Re	ceiv	e b	uffe	er D	ata	RAI	VI st	tart	ado	dres	s. W	/her	ı re	cei	ving	ξ,				
											wo	rds	100	ntai	nin	g sa	mpl	es v	will	be	writ	ten	to t	his	ado	dres	ss.				
											Thi	is ac	ddr	ess	is a	woı	rd a	lign	ed	Dat	a R	AM a	add	ress	s.						
												N	Vote	e : S	See	the	me	mo	rv c	hap	ter	for (deta	ils	abo	out					


which memories are available for EasyDMA.

7.15.10.29 TXD.PTR

Address offset: 0x540

Transmit buffer RAM start address






7.15.10.30 RXTXD.MAXCNT


Address offset: 0x550

Size of RXD and TXD buffers



7.15.10.31 PSEL.MCK


Address offset: 0x560
Pin select for MCK signal



7.15.10.32 PSEL.SCK

Address offset: 0x564 Pin select for SCK signal





7.15.10.33 PSEL.LRCK

Address offset: 0x568


Pin select for LRCK signal

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	вааа
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.15.10.34 PSEL.SDIN

Address offset: 0x56C

Pin select for SDIN signal




7.15.10.35 PSEL.SDOUT

Address offset: 0x570

Pin select for SDOUT signal





7.15.11 Electrical specification

7.15.11.1 I2S timing specification

Symbol	Description	Min.	Тур.	Max.	Units
t_{S_SDIN}	SDIN setup time before SCK rising	20			ns
t _{H_SDIN}	SDIN hold time after SCK rising	15			ns
t _{S_SDOUT}	SDOUT setup time after SCK falling	50			ns
t _{H_SDOUT}	SDOUT hold time after SCK falling	13			ns
t _{SCK_LRCK}	SCLK falling to LRCK edge	-5	0	5	ns
f_{MCK}	MCK frequency			12288	kHz
f_{LRCK}	LRCK frequency			96	kHz
f _{SCK}	SCK frequency			8000	kHz
DC _{CK}	Clock duty cycle (MCK, LRCK, SCK)	45		55	%




Figure 82: I2S timing diagram

7.16 IPC — Interprocessor communication

The interprocessor communication (IPC) peripheral is used to send and receive events between MCUs in the system.

The following figure illustrates the IPC peripheral in a multi-MCU system, where each MCU has one dedicated IPC peripheral. The IPC peripheral can be used to send and receive events to and from other IPC peripherals.






Figure 83: IPC block diagram

An instance of the IPC peripheral can have multiple SEND tasks and RECEIVE events. A single SEND task can be configured to signal an event on one or more IPC channels, and a RECEIVE event can be configured to listen on one or more IPC channels. The IPC channels that are triggered in a SEND task can be configured through the SEND_CNF registers, and the IPC channels that trigger a RECEIVE event are configured through the RECEIVE_CNF registers. The figure below illustrates how the SEND_CNF and RECEIVE_CNF registers work. Both the SEND task and the RECEIVE event can be connected to all IPC channels.






Figure 84: IPC registers SEND_CNF and RECEIVE_CNF

A SEND task can be viewed as broadcasting events onto one or more IPC channels, and a RECEIVE event can be seen as subscribing to a subset of IPC channels. It is possible for multiple IPCs to trigger events onto the same PPI channel at the same time. When two or more events on the same channel occur within t_{IPC} , the events may be merged into a single event seen from the IPC receiver. One of the events can therefore be lost. To prevent this, the user must ensure that events on the same IPC channel do not occur within t_{IPC} of each other. When implementing firmware data structures, such as queues or mailboxes, this can be done by using one IPC channel for acknowledgements.

An IPC event often does not contain any data itself, it is used to signal other MCUs that something has occurred. Data can be shared through shared memory, for example in the form of a software implemented mailbox, or command/event queues. It is up to software to assign a logical functionality to an IPC channel. For instance, one IPC channel can be used to signal that a command is ready to be executed, and any processor in the system can subscribe to that particular IPC channel and decode/execute the command.

General purpose memory

The GPMEM registers can be used freely to store information. These registers are accessed like any other of the IPC peripheral's registers. Note that the contents of the GPMEM registers are not shared between the instances of the peripherals. I.e. writing the GPMEM register of one peripheral does not change the value in another.

7.16.1 IPC and PPI connections

The IPC SEND tasks and RECEIVE events can be connected through PPI channels. This makes it possible to relay events from peripherals in one MCU to another, without CPU involvement.

Figure below illustrates a timer COMPARE event that is relayed from one MCU to IPC using PPI, then back into a timer CAPTURE event in another MCU.

NORDIC




Figure 85: Example of PPI and IPC connections

7.16.2 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x5002A000 APPLICATION	N IDC	IPC:S	US	NA	Interprocessor	
0x4002A000	VIFC	IPC : NS	03	NA	communication	
0x41012000 NETWORK	IPC	IPC	NS	NA	Interprocessor	
					communication	

Table 89: Instances


Register	Offset	Security	Description
TASKS_SEND[n]	0x000		Trigger events on IPC channel enabled in SEND_CNF[n]
SUBSCRIBE_SEND[n]	0x080		Subscribe configuration for task SEND[n]
EVENTS_RECEIVE[n]	0x100		Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
PUBLISH_RECEIVE[n]	0x180		Publish configuration for event RECEIVE[n]
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
INTPEND	0x30C		Pending interrupts
SEND_CNF[n]	0x510		Send event configuration for TASKS_SEND[n]
RECEIVE_CNF[n]	0x590		Receive event configuration for EVENTS_RECEIVE[n]
GPMEM[n]	0x610		General purpose memory

Table 90: Register overview

7.16.2.1 TASKS_SEND[n] (n=0..15)

Address offset: $0x000 + (n \times 0x4)$

Trigger events on IPC channel enabled in SEND_CNF[n]






7.16.2.2 SUBSCRIBE_SEND[n] (n=0..15)

Address offset: $0x080 + (n \times 0x4)$


Subscribe configuration for task SEND[n]



7.16.2.3 EVENTS_RECEIVE[n] (n=0..15)

Address offset: $0x100 + (n \times 0x4)$


Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]



7.16.2.4 PUBLISH RECEIVE[n] (n=0..15)

Address offset: $0x180 + (n \times 0x4)$

Publish configuration for event RECEIVE[n]



7.16.2.5 INTEN

Address offset: 0x300

Enable or disable interrupt



Bit numb	er		31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				PONMLKJIHGFEDCBA
Reset 0x	0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/				
A-P RV	/ RECEIVE[i] (i=015)			Enable or disable interrupt for event RECEIVE[i]
		Disabled	0	Disable
		Enabled	1	Enable

7.16.2.6 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					PONMLKJIHGFEDCBA
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A-P	RW	RECEIVE[i] (i=015)			Write '1' to enable interrupt for event RECEIVE[i]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.16.2.7 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					PONMLKJIHGFEDCBA
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A-P	RW	RECEIVE[i] (i=015)			Write '1' to disable interrupt for event RECEIVE[i]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.16.2.8 INTPEND

Address offset: 0x30C

Pending interrupts


Bit n	umber			31 30	29	28 2	7 26	25 2	4 2	3 22	2 21	. 20	19 1	.8 17	16	15	14 1	3 12	11	10	9 8	3 7	6	5	4	3 2	2 1	0
ID																Р	0	N M	L	K	J	Н	G	F	Ε	D (В	ВА
Rese	t 0x000	00000		0 0	0	0 0	0	0 () (0	0	0	0 (0 0	0	0	0	0	0	0	0 (0	0	0	0	0 (0	0
ID																												
A-P	R	RECEIVE[i] (i=015)							R	ead	l pe	ndir	ng st	atus	of i	nte	rru	ot fo	r ev	ent	REC	EIV	E[i]					
			NotPending	0					R	ead	l: No	ot p	endi	ing														
			Pending	1					R	ead	l: Pe	endi	ng															

7.16.2.9 SEND_CNF[n] (n=0..15)

Address offset: $0x510 + (n \times 0x4)$




Send event configuration for TASKS_SEND[n]



7.16.2.10 RECEIVE CNF[n] (n=0..15)

Address offset: $0x590 + (n \times 0x4)$

Receive event configuration for EVENTS_RECEIVE[n]




7.16.2.11 GPMEM[n] (n=0..1)

Address offset: $0x610 + (n \times 0x4)$

General purpose memory

Retained only in System ON mode



7.16.3 Electrical specification

7.16.3.1 IPC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{IPC}	Time window during which IPC events can be merged				μs

7.17 KMU — Key management unit

The key management unit (KMU) enforces access policies to a subset region of user information configuration register (UICR). This subset region is used for storing cryptographic key values inside the key slots, which the CPU has no access to.

In total there are 128 key slots available, where each key slot can store one 128-bit key value together with an access policy and a destination address for the key value. Multiple key slots can be combined in order



to support key sizes larger than 128 bits. The access policy of a key slot governs if and how a key value can be used, while the destination address determines where in the memory map the KMU pushes the key value upon a request from the CPU.

Key slots can be configured to be pushed directly into write-only key registers in cryptographic accelerators, like e.g. CryptoCell, without exposing the key value itself to the CPU. This enables the CPU to use the key values stored inside the key slots for cryptographic operations without being exposed to the key value.

Access to the KMU, and the key slots in the UICR, is only allowed from secure mode.

7.17.1 Functional view

From a functional view the UICR is divided into two different regions, one-time programmable (OTP) memory and key storage.




Figure 86: Memory map overview

One-time programmable (OTP) memory is typically used for holding values that are written once, and then never to be changed again throughout the product lifetime. The OTP region of UICR is emulated by placing a write-once per halfword limitation on registers defined here.

The key storage region contains multiple key slots, where each slot consists of a key header and an associated key value. The key value is limited to 128 bits. Any key size greater than 128 bits must be divided and distributed over multiple key slot instances.

Key headers are allocated an address range of 0x400 in the UICR memory map, allowing a total of 128 keys to be addressable inside the key storage region.

Note: The use of the key storage region in UICR should be limited to keys with a certain life span, and not per-session derived keys where the CPU is involved in the key exchange.

7.17.2 Access control

Access control to the underlying UICR infopage in flash is enforced by a hardware finite-state machine (FSM). The FSM can allow or block transactions, depending both on the security of the transaction (secure or non-secure) and on the type of register being written and/or read.



Access type	Key headers	Key values
Read	Allowed	Restricted
Write	Restricted	Restricted

Table 91: Access control

Any restricted access requires an explicit key slot selection through the KMU register interface. Any illegal access to restricted key slot registers will be blocked and word <code>OxDEADDEAD</code> will be returned on the AHB.

The OTP region has individual access control behavior, while access control to the key storage region is configured on a per key slot basis. The KMU FSM operates on only one key slot instance at a time, and the permissions and the usage restriction for a key value associated with a key slot can be configured individually.

Note: Even if the KMU can be configured as non-secure, all non-secure transactions will be blocked.

7.17.3 Protecting the UICR content

The UICR content can be protected against device-internal NVMC.ERASEALL requests, in addition to device-external ERASEALL requests, through the CTRL-AP interface. This feature is useful if the firmware designers want to prevent the OTP region from being erased.

Since enabling this step will permanently disable erase for the UICR, the procedure requires an implementation defined 32-bit word to be written into the UICR's ERASEPROTECT register.

In case of a field return handling, it is still possible to erase the UICR even if the ERASEPROTECT is set. If this functionality is desired, the secure boot code must implement a secure communication channel over the CTRL-AP mailbox interface. Upon successful authentication of the external party, the secure boot code can temporarily re-enable the CTRL-AP ERASEALL functionality.

7.17.4 Usage

This section describes the specific KMU and UICR behavior in more detail, to help the reader get a better overview of KMU's features and the intended usage.

7.17.4.1 OTP

The OTP region of the UICR contains a user-defined static configuration of the device. The KMU emulates the OTP functionality by placing a write-once per halfword limitation of registers defined in this region, i.e. only halfwords containing all '1's can be written.

An OTP write transaction must consist of a full 32-bit word. Both halfwords can either be written simultaneously or one at a time. The KMU FSM will block any write to a halfword in the OTP region, if the initial value of this halfword is not $0\times FFFF$. When writing halfwords one at a time, the non-active halfword must be masked as $0\times FFFFF$, otherwise the request will be blocked. For example, writing $0\times1234\times XXX$ to an OTP destination address which already contains the value $0\times FFFFAABB$, must be configured as $0\times1234FFFF$. The OTP destination address will contain the value $0\times1234AABB$ after both write transactions have been processed.

The KMU will also only allow secure AHB write transactions into the OTP region of the UICR. Any AHB write transaction to this region that does not satisfy the above requirements will be ignored, and the STATUS.BLOCKED register will be set to '1'.

7.17.4.2 Key storage

The key storage region of the UICR can contain multiple keys of different type, including symmetrical keys, hashes, public/private key pairs and other device secrets. One of the key features of the KMU, is that these



device secrets can be installed and made available for use in cryptographic operations without revealing the actual secret values.

Keys in this region will typically have a certain life span. The region is not designed to be used for persession derived keys where the non-secure side (i.e. application) is participating in the key exchange.

All key storage is done through the concept of multiple key slots, where each key slot instance consists of one key header and an associated key value. Each key header supports the configuration of usage permissions and an optional secure destination address.

The key header secure destination address option enables the KMU to push the associated key value over a dedicated secure APB to a pre-configured secure location within the memory map. Such locations typically include a write-only key register of the hardware cryptograhic accelerator, allowing the KMU to distribute keys within the system without compromising the key values.

One key slot instance can store a key value of maximum 128 bits. If a key size exceeds this limit, the key value itself must be split over multiple key slot instances.

The following usage and read permissions scheme is applicable for each key slot:

State	Push	Read	Write	Description
Active (1)	Enabled	Enabled	Enabled	Default flash erase value. Key slot cannot be pushed, write is enabled.
	(1)	(1)	(1)	
Active (1)	Enabled	Enabled	Disabled	Key slot is active, push is enabled. Key slot VALUE registers can be read, but write is disabled.
	(1)	(1)	(0)	
Active (1)	Enabled	Disabled	Disabled	Key slot is active, push is enabled. Read and write to key slot VALUE registers are disabled.
	(1)	(0)	(0)	
Active (1)	Disabled	Enabled	Disabled	Key slot is active, push is disabled. Key slot VALUE registers can be read, but write is disabled.
	(0)	(1)	(0)	
Revoked	-	-	-	Key slot is revoked and key value is set to zero. Cannot be read or pushed over secure APB regardless of the
(0)				permission settings.

Table 92: Valid key slot permission schemes

7.17.4.2.1 Selecting a key slot

The KMU FSM is designed to process only one key slot at a time, effectively operating as a memory protection unit for the key storage region. Whenever a key slot is selected, the KMU will allow access to writing, reading, and/or pushing the associated key value according to the selected slot configuration.

A key slot must be selected prior to use, by writing the key slot ID into the KMU SELECTKEYSLOT register. Because the reset value of this register is 0×00000000 , there is no key slot associated with ID=0 and no slot is selected by default. All key slots are addressed using IDs from 1 to 128.

SELECTED status is set when a key slot is selected, and a read or write acccess to that keyslot occurs.

BLOCKED status is set when any illegal access to key slot registers is detected.

When the use of the particular key slot is stopped, the key slot selection in SELECTKEYSLOT must be set back to 0.

By default, all KMU key slots will consist of a 128-bit key value of '1's, where the key headers have no secure destination address, or any usage and read restrictions.

7.17.4.2.2 Writing to a key slot

Writing a key slot into UICR is a five-step process.

- 1. Select which key slot the KMU shall operate on by writing the desired key slot ID into the KMU SELECTKEYSLOT register. The selected key slot must be empty in order to add a new entry to UICR.
- **2.** If the key value shall be pushable over secure APB, the destination address of the recipient must be configured in register KEYSLOT.CONFIG[ID-1].DEST.



- 3. Write the 128-bit key value into KEYSLOT.KEY[ID-1].VALUE[0-3].
- **4.** Write the desired key slot permissions into KEYSLOT.CONFIG[ID-1].PERM, including any applicable usage restrictions.
- **5.** Select key slot 0.

In case the total key size is greater than 128 bits, the key value itself must be split into 128-bit segments and written to multiple key slot instances. Steps 1 through 5 above must be repeated for the entire key size.

Note: If a key slot is configured as readable, and KEYSLOT.CONFIG[ID-1].DEST is not to be used, it is recommended to disable the push bit in KEYSLOT.CONFIG[ID-1].PERM when configuring key slot permissions.

Note: A key value distributed over multiple key slots should use the same key slot configuration in its key headers, but the secure destination address for each key slot instance must be incremented by 4 words (128 bits) for each key slot instance spanned.

Note: Write to flash must be enabled in NVMC->CONFIG prior to writing keys to flash, and subsequently disabled once writing is complete.

Steps 1 through 5 above will be blocked if any of the following violations are detected:

- No key slot selected
- Non-empty key slot selected
- NVM destination address not empty
- AHB write to KEYSLOT.KEY[ID-1].VALUE[0-3] registers not belonging to selected key slot

7.17.4.2.3 Reading a key value

Key slots that are configured as readable can have their key value read directly from the UICR memory map by the CPU.

Readable keys are typically used during the secure boot sequence, where the CPU is involved in falsifying or verifying the integrity of the system. Since the CPU is involved in this decision process, it makes little sense not to trust the CPU having access to the actual key value but ultimately trust the decision of the integrity check. Another use-case for readable keys is if the key type in question does not have a HW peripheral in the platform that is able to accept such keys over secure APB.

Reading a key value from the UICR is a three-step process:

- Select the key slot which the KMU shall operate on by writing the desired key slot ID into KMU->SELECTKEYSLOT.
- 2. If STATE and READ permission requirements are fulfilled as defined in KEYSLOT.CONFIG[ID-1].PERM, the key value can be read from region KEYSLOT.KEY[ID-1].VALUE[0-3] for selected key slot.
- **3.** Select key slot 0.

Step 2 will be blocked and word 0xDEADDEAD will be returned on AHB if any of the following violations are detected:

- No key slot selected
- Key slot not configured as readable
- Key slot is revoked
- AHB read to KEYSLOT.KEY[ID-1].VALUE[0-3] registers not belonging to selected key slot



7.17.4.2.4 Push over secure APB

Key slots that are configured as non-readable cannot be read by the CPU regardless of the mode the system is in, and must be pushed over secure APB in order to use the key value for cryptographic operations.

The secure APB destination address is set in the key slot configuration DEST register. Such destination addresses are typically write-only key registers in a hardware cryptographic accelerators memory map. The secure APB allows key slots to be utilized by the software side, without exposing the key value itself.

Pushing a key slot over secure APB is a four-step process:

- Select the key slot on which the KMU shall operate by writing the desired key slot ID into KMU->SELECTKEYSLOT.
- **2.** Start TASKS_PUSH_KEYSLOT to initiate a secure APB transaction, writing the 128-bit key value associated with the selected key slot into address defined in KEYSLOT.CONFIG[ID-1].DEST.
- **3.** After completing the secure APB transaction, the 128-bit key value is ready for use by the peripheral and EVENTS_KEYSLOT_PUSHED is triggered.
- **4.** Select key slot 0.

Note: If a key value is distributed over multiple key slots due to its key size, exceeding the maximum 128-bit key value limitation, then each distributed key slot must be pushed individually in order to transfer the entire key value over secure APB.

Step 3 will trigger other events than EVENTS_KEYSLOT_PUSHED if the following violations are detected:

- EVENTS KEYSLOT ERROR:
 - If no key slot is selected
 - · If a key slot has no destination address configured
 - If when pushing a key slot, flash or peripheral returns an error
 - If pushing a key slot when push permissions are disabled
 - If attempting to push a key slot with default permissions
- EVENTS_KEYSLOT_REVOKED if a key slot is marked as revoked in its key header configuration

7.17.4.2.5 Revoking the key slots

All key slots within the key storage area can be marked as revoked.

To revoke any key slots, write to the STATE field in the KEYSLOT.CONFIG[ID-1].PERM register. The following rules apply to keys that have been revoked:

- 1. Key slots that have the PUSH field enabled in PERM register can no longer be pushed. If a revoked key slot is selected and task TASKS_PUSH_KEYSLOT is started, the event EVENTS_KEYSLOT_REVOKED is triggered.
- **2.** Key slots that have the READ field enabled in PERM register are invalidated. Any read operation to a revoked key value will return the fixed value 3735936685.
- **3.** Previously pushed key values stored in a peripheral write-only key register are not affected by key revocation. If secure code wants to enforce that a revoked key is no longer usable by a peripheral for cryptographic operations, the secure code should disable or reset the peripheral in question.

Note: If a key slot is revoked, the KMU will automatically zeroize the associated VALUE registers.

7.17.4.3 STATUS register

The KMU uses a STATUS register to indicate its status of operation. The SELECTED bit will be asserted whenever the currently selected key slot is successfully read from or written to.

All read or write operations to other key slots than what is currently selected in KMU->SELECTKEYSLOT will assert the BLOCKED bit. The BLOCKED bit will also be asserted if the KMU fails to select a key slot, or



if a request has been blocked due to an access violation. Normal operation using the KMU should never trigger the BLOCKED bit. If this bit is triggered during the development phase, it indicates that the code is using the KMU incorrectly.

The STATUS register is reset every time register SELECTKEYSLOT is written.

7.17.5 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50039000	N KNALL	KMU : S	SPLIT	NA	Key management unit	
0x40039000	APPLICATION KMU 39000		SPLIT	NA	key management unit	

Table 93: Instances


Register	Offset	Security	Description
TASKS_PUSH_KEYSLOT	0x0000		Push a key slot over secure APB
EVENTS_KEYSLOT_PUSHED	0x100		Key slot successfully pushed over secure APB
EVENTS_KEYSLOT_REVOKED	0x104		Key slot has been revoked and cannot be tasked for selection
EVENTS_KEYSLOT_ERROR	0x108		No key slot selected, no destination address defined, or error during push operation
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
INTPEND	0x30C		Pending interrupts
STATUS	0x40C		Status bits for KMU operation
SELECTKEYSLOT	0x500		Select key slot to be read over AHB or pushed over secure APB when
			TASKS_PUSH_KEYSLOT is started

Table 94: Register overview

7.17.5.1 TASKS_PUSH_KEYSLOT

Address offset: 0x0000

Push a key slot over secure APB




7.17.5.2 EVENTS_KEYSLOT_PUSHED

Address offset: 0x100

Key slot successfully pushed over secure APB






7.17.5.3 EVENTS_KEYSLOT_REVOKED

Address offset: 0x104


Key slot has been revoked and cannot be tasked for selection



7.17.5.4 EVENTS_KEYSLOT_ERROR

Address offset: 0x108


No key slot selected, no destination address defined, or error during push operation



7.17.5.5 INTEN

Address offset: 0x300

Enable or disable interrupt







Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			СВА
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			
	Disabled		Disable
	Enabled	1	Enable

7.17.5.6 INTENSET

Address offset: 0x304

Enable interrupt

Rit r	number			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	idilibei			3130 23 20 27 20 23 2	C B A
Res	Reset 0x00000000			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	KEYSLOT_PUSHED			Write '1' to enable interrupt for event KEYSLOT_PUSHED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	KEYSLOT_REVOKED			Write '1' to enable interrupt for event KEYSLOT_REVOKED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	KEYSLOT_ERROR			Write '1' to enable interrupt for event KEYSLOT_ERROR
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.17.5.7 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	KEYSLOT_PUSHED			Write '1' to disable interrupt for event KEYSLOT_PUSHED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	KEYSLOT_REVOKED			Write '1' to disable interrupt for event KEYSLOT_REVOKED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	KEYSLOT_ERROR			Write '1' to disable interrupt for event KEYSLOT_ERROR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled



7.17.5.8 INTPEND

Address offset: 0x30C Pending interrupts


Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	Reset 0x00000000			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	R	KEYSLOT_PUSHED			Read pending status of interrupt for event
					KEYSLOT_PUSHED
			NotPending	0	Read: Not pending
			Pending	1	Read: Pending
В	R	KEYSLOT_REVOKED			Read pending status of interrupt for event
					KEYSLOT_REVOKED
			NotPending	0	Read: Not pending
			Pending	1	Read: Pending
С	R	KEYSLOT_ERROR			Read pending status of interrupt for event KEYSLOT_ERROR
			NotPending	0	Read: Not pending
			Pending	1	Read: Pending

7.17.5.9 STATUS

Address offset: 0x40C

Status bits for KMU operation

This register is reset and re-written by the KMU whenever SELECTKEYSLOT is written




7.17.5.10 SELECTKEYSLOT

Address offset: 0x500

Select key slot to be read over AHB or pushed over secure APB when TASKS_PUSH_KEYSLOT is started





7.18 LPCOMP — Low-power comparator

Low-power comparator (LPCOMP) compares an input voltage against a reference voltage.

Listed here are the main features of LPCOMP:

- 0 VDD input range
- Ultra-low power
- Eight input options (AINO to AIN7)
- Reference voltage options:
 - Two external analog reference inputs, or
 - 15-level internal reference ladder (VDD/16)
- · Optional hysteresis enable on input
- Can be used as a wakeup source from System OFF mode

In System ON, the LPCOMP can generate separate events on rising and falling edges of a signal, or sample the current state of the pin as being above or below the selected reference. The block can be configured to use any of the analog inputs on the device. Additionally, the low-power comparator can be used as an analog wakeup source from System OFF or System ON. The comparator threshold can be programmed to a range of fractions of the supply voltage.

Note: LPCOMP cannot be used (STARTed) at the same time as COMP. Only one comparator can be used at a time.




Figure 87: Low-power comparator



The wakeup comparator (LPCOMP) compares an input voltage (VIN+), which comes from an analog input pin selected via the PSEL register, against a reference voltage (VIN-) selected via registers REFSEL on page 289 and EXTREFSEL.

The PSEL, REFSEL, and EXTREFSEL registers must be configured before the LPCOMP is enabled through the ENABLE register.

The HYST register allows enabling an optional hysteresis in the comparator core. This hysteresis shall prevent noise on the signal to create unwanted events. Figure below illustrates the effect of an active hysteresis on a noisy input signal. It is disabled by default, and shall be configured before enabling LPCOMP as well.




Figure 88: Effect of hysteresis on a noisy input signal

The LPCOMP is started by triggering the START task. After a startup time of $t_{LPCOMP,STARTUP}$, the LPCOMP will generate a READY event to indicate that the comparator is ready to use and the output of the LPCOMP is correct. The LPCOMP will generate events every time VIN+ crosses VIN-. More specifically, every time VIN+ rises above VIN- (upward crossing) an UP event is generated along with a CROSS event. Every time VIN+ falls below VIN- (downward crossing), a DOWN event is generated along with a CROSS event. When hysteresis is enabled, the upward crossing level becomes (VIN- + VHYST/2), and the downward crossing level becomes (VIN- - VHYST/2).

The LPCOMP is stopped by triggering the STOP task.

LPCOMP will be operational in both System ON and System OFF mode when it is enabled through the ENABLE register. See POWER — Power control on page 43 for more information about power modes. Note that it is not allowed to go to System OFF when a READY event is pending to be generated.

All LPCOMP registers, including ENABLE, are classified as retained registers when the LPCOMP is enabled. However, when the device wakes up from System OFF, all LPCOMP registers will be reset.

The LPCOMP can wake up the system from System OFF by asserting the ANADETECT signal. The ANADETECT signal can be derived from any of the event sources that generate the UP, DOWN and CROSS events. In case of wakeup from System OFF, no events will be generated, only the ANADETECT signal. See the ANADETECT register (ANADETECT on page 290) for more information on how to configure the ANADETECT signal.

The immediate value of the LPCOMP can be sampled to RESULT on page 289 by triggering the SAMPLE task.

See RESETREAS on page 66 for more information on how to detect a wakeup from LPCOMP.

7.18.1 Shared resources

The LPCOMP shares analog resources with SAADC. While it is possible to use the SAADC at the same time as the LPCOMP, selecting the same analog input pin for both modules is not supported.

Additionally, LPCOMP shares registers and other resources with other peripherals that have the same ID as the LPCOMP. See Peripherals with shared ID on page 148 for more information.



The LPCOMP peripheral shall not be disabled (by writing to the ENABLE register) before the peripheral has been stopped. Failing to do so may result in unpredictable behavior.

7.18.2 Pin configuration

You can use the LPCOMP.PSEL register to select one of the analog input pins, **AINO** through **AIN7**, as the analog input pin for the LPCOMP.

See GPIO — General purpose input/output on page 220 for more information about the pins. Similarly, you can use EXTREFSEL on page 290 to select one of the analog reference input pins, **AINO** and **AIN1**, as input for AREF in case AREF is selected in EXTREFSEL on page 290. The selected analog pins will be acquired by the LPCOMP when it is enabled through ENABLE on page 289.

7.18.3 Registers

Base address Domain Per	ripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x5001A000 APPLICATION LPC	СОМР	LPCOMP : S LPCOMP : NS	US	NA	Low-power comparator	

Table 95: Instances

Offset	Security	Description
0x000		Start comparator
0x004		Stop comparator
0x008		Sample comparator value
0x080		Subscribe configuration for task START
0x084		Subscribe configuration for task STOP
0x088		Subscribe configuration for task SAMPLE
0x100		LPCOMP is ready and output is valid
0x104		Downward crossing
0x108		Upward crossing
0x10C		Downward or upward crossing
0x180		Publish configuration for event READY
0x184		Publish configuration for event DOWN
0x188		Publish configuration for event UP
0x18C		Publish configuration for event CROSS
0x200		Shortcuts between local events and tasks
0x304		Enable interrupt
0x308		Disable interrupt
0x400		Compare result
0x500		Enable LPCOMP
0x504		Input pin select
0x508		Reference select
0x50C		External reference select
0x520		Analog detect configuration
0x538		Comparator hysteresis enable
	0x000 0x004 0x008 0x080 0x084 0x088 0x100 0x104 0x108 0x10C 0x180 0x18C 0x200 0x304 0x308 0x400 0x500 0x504 0x508 0x50C 0x520	0x000 0x004 0x008 0x080 0x084 0x088 0x100 0x104 0x108 0x10C 0x180 0x18C 0x200 0x304 0x308 0x400 0x500 0x504 0x508 0x50C 0x520


Table 96: Register overview

7.18.3.1 TASKS_START

Address offset: 0x000

Start comparator





7.18.3.2 TASKS_STOP

Address offset: 0x004


Stop comparator

Bit n	umber			31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_STOP			Stop comparator
			Trigger	1	Trigger task

7.18.3.3 TASKS_SAMPLE

Address offset: 0x008

Sample comparator value



7.18.3.4 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START


Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6 5	4	3 2	2 1 0
ID				В	Α .	А А	Α	A A	А А А
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0	0 (0 0
ID									
Α	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to				
В	RW	EN							
			Disabled	0	Disable subscription				
			2.502.00		Disable subscription				

7.18.3.5 SUBSCRIBE_STOP

Address offset: 0x084

Subscribe configuration for task STOP





7.18.3.6 SUBSCRIBE_SAMPLE

Address offset: 0x088

Subscribe configuration for task SAMPLE

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Reset 0x00000000				0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that task SAMPLE will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.18.3.7 **EVENTS_READY**

Address offset: 0x100


LPCOMP is ready and output is valid

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
ID					A												
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												
ID																	
Α	RW	EVENTS_READY			LPCOMP is ready and output is valid												
			NotGenerated	0	Event not generated												
			Generated	1	Event generated												

7.18.3.8 **EVENTS_DOWN**

Address offset: 0x104

Downward crossing




7.18.3.9 EVENTS_UP

Address offset: 0x108






Upward crossing



7.18.3.10 EVENTS CROSS

Address offset: 0x10C


Downward or upward crossing



7.18.3.11 PUBLISH_READY

Address offset: 0x180


Publish configuration for event READY



7.18.3.12 PUBLISH DOWN

Address offset: 0x184

Publish configuration for event DOWN








7.18.3.13 PUBLISH_UP

Address offset: 0x188


Publish configuration for event UP



7.18.3.14 PUBLISH_CROSS

Address offset: 0x18C

Publish configuration for event CROSS



7.18.3.15 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number				31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					EDCBA
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	READY_SAMPLE			Shortcut between event READY and task SAMPLE
			Disabled	0	Disable shortcut
			Enabled	Enable shortcut	
В	RW	READY_STOP			Shortcut between event READY and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
С	RW	DOWN_STOP			Shortcut between event DOWN and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
D	RW	UP_STOP			Shortcut between event UP and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
E	RW	CROSS_STOP			Shortcut between event CROSS and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut



7.18.3.16 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	READY			Write '1' to enable interrupt for event READY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	DOWN			Write '1' to enable interrupt for event DOWN
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	UP			Write '1' to enable interrupt for event UP
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	CROSS			Write '1' to enable interrupt for event CROSS
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.18.3.17 INTENCLR

Address offset: 0x308

Disable interrupt


Bit n	umber			31	30 2	29 2	8 27	7 26	25	24 2	23 2	2 2	1 20	19	18	17	16	15 1	.4 1	3 1	2 11	10	9 8	7	6	5	4	3 2	1	0
ID																												о с	В	Α
Reset 0x00000000					0	0 0	0 0	0	0	0	0 (0 0	0	0	0	0	0	0 (0 (0 0	0	0	0 0	0	0	0	0	0 0	0	0
ID																														
Α	RW	READY								١	Writ	te '1	1' to	dis	abl	e in	ter	rupt	t fo	r ev	ent	REA	DY							
			Clear	1						[Disa	ble																		
			Disabled	0						F	Rea	d: D	Disa	bled	ł															
			Enabled	1						F	Rea	d: E	nat	oled																
В	RW	DOWN									Write '1' to disable interrupt for event DOWN																			
			Clear	1						[Disa	ble																		
			Disabled	0						F	Rea	d: D	oisa	bled	t															
			Enabled	1						F	Rea	d: E	nal	oled																
С	RW	UP								١	Writ	te '1	1' to	dis	abl	e in	ter	rupt	t fo	r ev	ent	UP								
			Clear	1						[Disa	ble																		
			Disabled	0						F	Rea	d: D	isa	bled	t															
			Enabled	1						F	Read: Enabled																			
D	RW	CROSS								١	Writ	te '1	1' to	dis	abl	e in	ter	rupt	t fo	r ev	ent	CRC	SS							
			Clear	1						[Disable																			
			Disabled	0						F	Rea	d: D	isa	bled	ł															
Enabled 1						1						Read: Enabled																		



7.18.3.18 RESULT

Address offset: 0x400


Compare result



7.18.3.19 ENABLE

Address offset: 0x500


Enable LPCOMP



7.18.3.20 PSEL

Address offset: 0x504

Input pin select



7.18.3.21 REFSEL

Address offset: 0x508


Reference select



Bit r	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A
	Reset 0x00000004			0 0 0 0 0 0 0 0	
ID					Description
Α	RW	REFSEL			Reference select
			Ref1_8Vdd	0	VDD * 1/8 selected as reference
			Ref2_8Vdd	1	VDD * 2/8 selected as reference
			Ref3_8Vdd	2	VDD * 3/8 selected as reference
			Ref4_8Vdd	3	VDD * 4/8 selected as reference
			Ref5_8Vdd	4	VDD * 5/8 selected as reference
			Ref6_8Vdd	5	VDD * 6/8 selected as reference
			Ref7_8Vdd	6	VDD * 7/8 selected as reference
			ARef	7	External analog reference selected
			Ref1_16Vdd	8	VDD * 1/16 selected as reference
			Ref3_16Vdd	9	VDD * 3/16 selected as reference
			Ref5_16Vdd	10	VDD * 5/16 selected as reference
			Ref7_16Vdd	11	VDD * 7/16 selected as reference
			Ref9_16Vdd	12	VDD * 9/16 selected as reference
			Ref11_16Vdd	13	VDD * 11/16 selected as reference
			Ref13_16Vdd	14	VDD * 13/16 selected as reference
			Ref15_16Vdd	15	VDD * 15/16 selected as reference

7.18.3.22 EXTREFSEL


Address offset: 0x50C
External reference select



7.18.3.23 ANADETECT

Address offset: 0x520

Analog detect configuration




7.18.3.24 HYST

Address offset: 0x538



Comparator hysteresis enable



7.18.4 Electrical specification

7.18.4.1 LPCOMP Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{LPCANADET}	Time from VIN crossing (≥ 50 mV above threshold) to		2.7		μs
	ANADETECT signal generated				
V _{INPOFFSET}	Input offset including reference ladder error	-40		40	mV
V _{HYST}	Optional hysteresis		38		mV
t _{STARTUP}	Startup time for LPCOMP	28	51	134	μs

7.19 MUTEX — Mutual exclusive peripheral

The MUTEX peripheral uses mutual exclusion to support locking a resource that is shared between different CPUs in the system. The shared resource can only be used by one of these cores during the duration that it is locked.

The MUTEX peripheral includes several mutex registers. Each mutex register contains one bit which indicates if it is in a locked or unlocked state. Reading or writing to a mutex register may impact its state.

When a mutex is read, the following conditions apply:

- If the state is locked, the MUTEX[i] state is unchanged (remains in a locked state) and reading the register will return '1'.
- If the state is unlocked, the MUTEX[i] state changes to the locked state and reading the register will return '0'.

When writing '0' to a mutex, the following occurs:

- If the state is unlocked, the MUTEX[i] state is unchanged (remains in unlocked state) and the store is ignored.
- If the state is locked, the MUTEX[i] state changes to the unlocked state.

Note: Faults are not managed by the peripheral. If a mutex is locked and a fault occurs, it is the responsibility of the fault handler to release the mutex. If a fault handler is not managing the mutex release, the mutex will stay locked.

The following figure illustrates the mutex state transitions.






Figure 89: MUTEX - state transitions

The following code is an example of how a mutex can be used by two different CPUs:

Only one CPU can access the mutex at a time, meaning the mutex must be released before being accessed by the another CPU. If the load operation occurs at the same time, a bus arbitration mechanism will ensure only one CPU gets the mutex.



7.19.1 Registers




Table 97: Instances


Register	Offset Sec	curity Description
MUTEX[n]	0x400	Mutex register

Table 98: Register overview

7.19.1.1 MUTEX[n] (n=0..15)

Address offset: $0x400 + (n \times 0x4)$

Mutex register



7.20 NFCT — Near field communication tag

The NFCT peripheral is an implementation of an NFC Forum compliant listening device NFC-A.

With appropriate software, the NFCT peripheral can be used as the listening device NFC-A as specified by the NFC Forum.

Listed here are the main features for the NFCT peripheral:

- NFC-A listen mode operation
 - 13.56 MHz input frequency
 - Bit rate 106 kbps
- Wake-on-field low power field detection (SENSE) mode
- Frame assemble and disassemble for the NFC-A frames specified by the NFC Forum
- Programmable frame timing controller
- Integrated automatic collision resolution, cyclic redundancy check (CRC), and parity functions






Figure 90: NFCT block diagram

7.20.1 Overview

The NFCT peripheral contains a 13.56 MHz AM receiver and a 13.56 MHz load modulator with 106 kbps data rate as defined by the NFC Forum.






Figure 91: NFCT overview

When transmitting, the frame data will be transferred directly from RAM and transmitted with configurable frame type and delay timing. The system will be notified by an event whenever a complete frame is received or sent. The received frames will be automatically disassembled and the data part of the frame transferred to RAM.

The NFCT peripheral also supports the collision detection and resolution ("anticollision") as defined by the NFC Forum.

Wake-on-field is supported in SENSE mode while the device is either in System OFF or System ON mode. When the antenna enters an NFC field, an event will be triggered notifying the system to activate the NFCT functionality for incoming frames. In System ON, if the energy detected at the antenna increases beyond a threshold value, the module will generate a FIELDDETECTED event. When the strength of the field no longer supports NFC communication, the module will generate a FIELDLOST event. For the Low Power Field Detect threshold values, refer to NFCT Electrical Specification on page 330.

In System OFF, the NFCT Low Power Field Detect function can wake the system up through a reset. See RESETREAS on page 66 for more information on how to detect a wakeup from NFCT.

If the system is put into System OFF mode while a field is already present, the NFCT Low Power Field Detect function will wake the system up right away and generate a reset.

Note: As a consequence of a reset, NFCT is disabled, and therefore the reset handler will have to activate NFCT again and set it up properly.

The HFXO must be running before the NFCT peripheral goes into ACTIVATED state. Note that the NFCT peripheral calibration is automatically done on ACTIVATE task. The HFXO can be turned off when the NFCT peripheral goes into SENSE mode. The shortcut FIELDDETECTED_ACTIVATE can be used when the HFXO is already running while in SENSE mode.

Outgoing data will be collected from RAM with the EasyDMA function and assembled according to the TXD.FRAMECONFIG register. Incoming data will be disassembled according to the RXD.FRAMECONFIG register and the data section in the frame will be written to RAM via the EasyDMA function.

The NFCT peripheral includes a frame timing controller that can be used to accurately control the interframe delay between the incoming frame and a corresponding outgoing frame. It also includes optional CRC functionality.

NORDIC

7.20.2 Operating states

Tasks and events are used to control the operating state of the peripheral. The module can change state by triggering a task, or when specific operations are finalized. Events and tasks allow software to keep track of and change the current state.

See NFCT block diagram on page 294 and NFCT state diagram, automatic collision resolution enabled on page 296 for more information. See NFC Forum, NFC Activity Technical Specification for description on NFCT operating states.




Figure 92: NFCT state diagram, automatic collision resolution enabled




Figure 93: NFCT state diagram, automatic collision resolution disabled

Important:

- FIELDLOST event is not generated in SENSE mode.
- Sending SENSE task while field is still present does not generate FIELDDETECTED event.
- If the FIELDDETECTED event is cleared before sending the ACTIVATE task, then the FIELDDETECTED event shows up again after sending the ACTIVATE task. The shortcut FIELDDETECTED_ACTIVATE can be used to avoid this condition.



7.20.3 Pin configuration

NFCT uses two pins to connect the antenna and these pins are shared with GPIOs.

The PROTECT field in the NFCPINS register in UICR defines the usage of these pins and their protection level against excessive voltages. The content of the NFCPINS register is reloaded at every reset. See Pin assignments on page 783 for the pins used by the NFCT peripheral.

When NFCPINS.PROTECT=NFC, a protection circuit will be enabled on the dedicated pins, preventing the chip from being damaged in the presence of a strong NFC field. The protection circuit will short the two pins together if voltage difference exceeds approximately 2V. The GPIO function on those pins will also be disabled.

When NFCPINS.PROTECT=Disabled, the device will not be protected against strong NFC field damages caught by a connected NFCT antenna, and the NFCT peripheral will not operate as expected, as it will never leave the DISABLE state.

The pins dedicated to the NFCT antenna function will have some limitation when the pins are configured for normal GPIO operation. The pin capacitance will be higher on those (refer to C_{PAD_NFC} in the Electrical Specification of GPIO — General purpose input/output on page 220), and some increased leakage current between the two pins is to be expected if they are used in GPIO mode, and are driven to different logical values. To save power, the two pins should always be set to the same logical value whenever entering one of the device power saving modes. For details, refer to I_{NFC_LEAK} in the Electrical Specification of GPIO — General purpose input/output on page 220.

7.20.4 EasyDMA

The NFCT peripheral implements EasyDMA for reading and writing of data packets from and to the Data RAM.

The NFCT EasyDMA utilizes a pointer called PACKETPTR on page 325 for receiving and transmitting packets.

The NFCT peripheral uses EasyDMA to read or write RAM, but not both at the same time. The event RXFRAMESTART indicates that the EasyDMA has started writing to the RAM for a receive frame and the event RXFRAMEND indicates that the EasyDMA has completed writing to the RAM. Similarly, the event TXFRAMESTART indicates that the EasyDMA has started reading from the RAM for a transmit frame and the event TXFRAMEND indicates that the EasyDMA has completed reading from the RAM. If a transmit and a receive operation is issued at the same time, the transmit operation would be prioritized.

Starting a transmit operation while the EasyDMA is writing a receive frame to the RAM will result in unpredictable behavior. Starting an EasyDMA operation when there is an ongoing EasyDMA operation may result in unpredictable behavior. It is recommended to wait for the TXFRAMEEND or RXFRAMEEND event for the ongoing transmit or receive before starting a new receive or transmit operation.

The MAXLEN on page 325 register determines the maximum number of bytes that can be read from or written to the RAM. This feature can be used to ensure that the NFCT peripheral does not overwrite, or read beyond, the RAM assigned to a packet. Note that if the RXD.AMOUNT or TXD.AMOUNT register indicates longer data packets than set in MAXLEN, the frames sent to or received from the physical layer will be incomplete. If that situation occurs in RX mode, the OVERRUN bit in the FRAMESTATUS.RX register will be set and an RXERROR event will be triggered.

Important: The RXD.AMOUNT and TXD.AMOUNT define a frame length in bytes and bits excluding start of frame (SoF), end of frame (EoF), and parity, but including CRC for RXD.AMOUNT only. Make sure to take potential additional bits into account when setting MAXLEN.

Only sending task ENABLERXDATA ensures that a new value in PACKETPTR pointing to the RX buffer in Data RAM is taken into account.



If PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a hard fault or RAM corruption. For more information about the different memory regions, see Chapter Memory on page 18

The NFCT peripherals normally do alternative receive and transmit frames. Therefore, to prepare for the next frame, the PACKETPTR, MAXLEN, TXD.FRAMECONFIG and TXD.AMOUNT can be updated while the receive is in progress, and, similarly, the PACKETPTR, MAXLEN and RXD.FRAMECONFIG can be updated while the transmit is in progress. They can be updated and prepared for the next NFC frame immediately after the STARTED event of the current frame has been received. Updating the TXD.FRAMECONFIG and TXD.AMOUNT during the current transmit frame or updating RXD.FRAMECONFIG during current receive frame may cause unpredictable behaviour.

In accordance with NFC Forum, NFC Digital Protocol Technical Specification, the least significant bit (LSB) from the least significant byte (LSByte) is sent on air first. The bytes are stored in increasing order, starting at the lowest address in the EasyDMA buffer in RAM.

7.20.5 Frame assembler

The NFCT peripheral implements a frame assembler in hardware.

When the NFCT peripheral is in the ACTIVE_A state, the software can decide to enter RX or TX mode. For RX mode, see Frame disassembler on page 299. For TX mode, the software must indicate the address of the source buffer in Data RAM and its size through programming the PACKETPTR and MAXLEN registers respectively, then issuing a STARTTX task.

MAXLEN must be set so that it matches the size of the frame to be sent.

The STARTED event indicates that the PACKETPTR and MAXLEN registers have been captured by the frame assembler EasyDMA.

When asserting the STARTTX task, the frame assembler module will start reading TXD.AMOUNT.TXDATABYTES bytes (plus one additional byte if TXD.AMOUNT.TXDATABITS > 0) from the RAM position set by the PACKETPTR.

The NFCT peripheral transmits the data as read from RAM, adding framing and the CRC calculated on the fly if set in TXD.FRAMECONFIG. The NFCT peripheral will take (8*TXD.AMOUNT.TXDATABYTES + TXD.AMOUNT.TXDATABITS) bits and assemble a frame according to the settings in TXD.FRAMECONFIG. Both short frames, standard frames, and bit-oriented SDD frames as specified in the NFC Forum, NFC Digital Protocol Technical Specification can be assembled by the correct setting of the TXD.FRAMECONFIG register.

The bytes will be transmitted on air in the same order as they are read from RAM with a rising bit order within each byte, least significant bit (LSB) first. That is, the least significant bit (b0) will be transmitted on air before the second bit (b1), and so on. The bits read from RAM will be coded into symbols as defined in the NFC Forum, NFC Digital Protocol Technical Specification.

Note: Some NFC Forum documents, such as *NFC Forum, NFC Digital Protocol Technical Specification*, define bit numbering in a byte from b1 (LSB) to b8 (most significant bit (MSB)), while most other technical documents from the NFC Forum, and also the Nordic Semiconductor documentation, traditionally number them from b0 to b7. The present document uses the b0–b7 numbering scheme. Be aware of this when comparing the *NFC Forum, NFC Digital Protocol Technical Specification* to others.

The frame assembler can be configured in TXD.FRAMECONFIG to add SoF symbol, calculate and add parity bits, and calculate and add CRC to the data read from RAM when assembling the frame. The total frame will then be longer than what is defined by TXD.AMOUNT.TXDATABYTES. TXDATABITS. DISCARDMODE will select if the first bits in the first byte read from RAM or the last bits in the last byte read from RAM will be discarded if TXD.AMOUNT.TXDATABITS are not equal to zero. Note that if TXD.FRAMECONFIG.PARITY



= Parity and TXD.FRAMECONFIG.DISCARDMODE=DiscardStart, a parity bit will be included after the non-complete first byte. No parity will be added after a non-complete last byte.

The frame assemble operation for different settings in TXD.FRAMECONFIG is illustrated in the following table. All shaded bit fields are added by the frame assembler. Some of these bits are optional and appearances are configured in TXD.FRAMECONFIG. Note that the frames illustrated do not necessarily comply with the NFC specification. The figure only illustrates the behavior of the NFCT peripheral.




Figure 94: Frame assemble illustration

The accurate timing for transmitting the frame on air is set using the frame timing controller settings.

7.20.6 Frame disassembler

The NFCT peripheral implements a frame disassembler in hardware.

When the NFCT peripheral is in the ACTIVE_A state, the software can decide to enter RX or TX mode. For TX mode, see Frame assembler on page 298. For RX mode, the software must indicate the address and size of the destination buffer in Data RAM through programming the PACKETPTR and MAXLEN registers before issuing an ENABLERXDATA task.

The STARTED event indicates that the PACKETPTR and MAXLEN registers have been captured by the frame disassembler EasyDMA.

When an incoming frame starts, the RXFRAMESTART event will get issued and data will be written to the buffer in Data RAM. The frame disassembler will verify and remove any parity bits, start of frame (SoF) and end of frame (EoF) symbols on the fly based on RXD.FRAMECONFIG register configuration. It will, however, verify and transfer the CRC bytes into RAM, if the CRC is enabled through RXD.FRAMECONFIG.

When an EoF symbol is detected, the NFCT peripheral will assert the RXFRAMEEND event and write the RXD.AMOUNT register to indicate numbers of received bytes and bits in the data packet. The module does not interpret the content of the data received from the remote NFC device, except for SoF, EoF, parity, and CRC checking, as described above. The frame disassemble operation is illustrated in the following figure.






Figure 95: Frame disassemble illustration

Per NFC specification, the time between EoF to the next SoF can be as short as $86 \mu s$, and thefore care must be taken that PACKETPTR and MAXLEN are ready and ENABLERXDATA is issued on time after the end of previous frame. The use of a PPI shortcut from TXFRAMEEND to ENABLERXDATA is recommended.

7.20.7 Frame timing controller

The NFCT peripheral includes a frame timing controller that continuously keeps track of the number of the 13.56 MHz RF carrier clock periods since the end of the EoF of the last received frame.

The NFCT peripheral can be programmed to send a responding frame within a time window or at an exact count of RF carrier periods. In case of FRAMEDELAYMODE = Window, a STARTTX task triggered before the frame timing controller counter is equal to FRAMEDELAYMIN will force the transmission to halt until the counter is equal to FRAMEDELAYMIN. If the counter is within FRAMEDELAYMIN and FRAMEDELAYMAX when the STARTTX task is triggered, the NFCT peripheral will start the transmission straight away. In case of FRAMEDELAYMODE = ExactVal, a STARTTX task triggered before the frame delay counter is equal to FRAMEDELAYMAX will halt the actual transmission start until the counter is equal to FRAMEDELAYMAX.

In case of FRAMEDELAYMODE = WindowGrid, the behaviour is similar to the FRAMEDELAYMODE = Window, but the actual transmission between FRAMEDELAYMIN and FRAMEDELAYMAX starts on a bit grid as defined for NFC-A Listen frames (slot duration of 128 RF carrier periods).

An ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS) will be asserted if the frame timing controller counter reaches FRAMEDELAYMAX without any STARTTX task triggered. This may happen even when the response is not required as per *NFC Forum, NFC Digital Protocol Technical Specification*. Any commands handled by the automatic collision resolution that don't involve a response being generated may also result in an ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS). The FRAMEDELAYMIN and FRAMEDELAYMAX values shall only be updated before the STARTTX task is triggered. Failing to do so may cause unpredictable behaviour.

The frame timing controller operation is illustrated in the following figure. The frame timing controller automatically adjusts the frame timing counter based on the last received data bit according to NFC-A technology in the NFC Forum, NFC Digital Protocol Technical Specification.






Figure 96: Frame timing controller (FRAMEDELAYMODE=Window)

7.20.8 Collision resolution

The NFCT peripheral implements an automatic collision resolution function as defined by the NFC Forum.

Automatic collision resolution is enabled by default, and it is recommended that the feature is used since it is power efficient and reduces the complexity of software handling the collision resolution sequence. This feature can be disabled through the MODE field in the AUTOCOLRESCONFIG register. When the automatic collision resolution is disabled, all commands will be sent over EasyDMA as defined in frame disassembler.

The SENSRES and SELRES registers need to be programmed upfront in order for the collision resolution to behave correctly. Depending on the NFCIDSIZE field in SENSRES, the following registers also need to be programmed upfront:

- NFCID1 LAST if NFCID1SIZE=NFCID1Single (ID = 4 bytes);
- NFCID1_2ND_LAST and NFCID1_LAST if NFCID1SIZE=NFCID1Double (ID = 7 bytes);
- NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST if NFCID1SIZE=NFCID1Triple (ID = 10 bytes);

A pre-defined set of registers, NFC.TAGHEADER0..3, containing a valid NFCID1 value, is available in FICR and can be used by software to populate the NFCID1_3RD_LAST, NFCID1_2ND_LAST, and NFCID1_LAST registers.

NFCID1 byte allocation (top sent first on air) on page 302 explains the position of the ID bytes in NFCID1_3RD_LAST, NFCID1_2ND_LAST, and NFCID1_LAST, depending on the ID size, and as compared to the definition used in the *NFC Forum*, *NFC Digital Protocol Technical Specification*.



	ID = 4 bytes	ID = 7 bytes	ID = 10 bytes
NFCID1_Q			nfcid1 ₀
NFCID1_R			$nfcid1_1$
NFCID1_S			nfcid1 ₂
NFCID1_T		nfcid1 ₀	nfcid1 ₃
NFCID1_U		$nfcid1_1$	nfcid1 ₄
NFCID1_V		nfcid1 ₂	nfcid1 ₅
NFCID1_W	nfcid1 ₀	nfcid1 ₃	nfcid1 ₆
NFCID1_X	nfcid1 ₁	nfcid1 ₄	nfcid1 ₇
NFCID1_Y	nfcid1 ₂	nfcid1 ₅	nfcid1 ₈
NFCID1_Z	nfcid1 ₃	nfcid1 ₆	nfcid1 ₉

Table 99: NFCID1 byte allocation (top sent first on air)

The hardware implementation can handle the states from IDLE to ACTIVE_A automatically as defined in the NFC Forum, NFC Activity Technical Specification, and the other states are to be handled by software. The software keeps track of the state through events. The collision resolution will trigger an AUTOCOLRESSTARTED event when it has started. Reaching the ACTIVE_A state is indicated by the SELECTED event.

If collision resolution fails, a COLLISION event is triggered. Note that errors occurring during automatic collision resolution may also cause ERROR and/or RXERROR events to be generated. Other events may also get generated. It is recommended that the software ignores any event except COLLISION, SELECTED and FIELDLOST during automatic collision resolution. Software shall also make sure that any unwanted SHORT or PPI shortcut is disabled during automatic collision resolution.

The automatic collision resolution will be restarted, if the packets are received with CRC or parity errors while in ACTIVE_A state. The automatic collision resolution feature can be disabled while in ACTIVE_A state to avoid this.

The SLP_REQ is automatically handled by the NFCT peripheral when the automatic collision resolution is enabled. However, this results in an ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS) since the SLP_REQ has no response. This error must be ignored until the SELECTED event is triggered and this error should be cleared by the software when the SELECTED event is triggered.

7.20.9 Antenna interface

In ACTIVATED state, an amplitude regulator will adjust the voltage swing on the antenna pins to a value that is within the V_{swing} limit.

Refer to NFCT Electrical Specification on page 330.

7.20.10 NFCT antenna recommendations

The NFCT antenna coil must be connected differential between NFC1 and NFC2 pins of the device.

Two external capacitors should be used to tune the resonance of the antenna circuit to 13.56 MHz.






Figure 97: NFCT antenna recommendations

The required tuning capacitor value is given by the below equations:

$$C_{toric} = \frac{1}{(2\pi \cdot 13.56 \text{ MHz})^2 \cdot L_{soc}}$$
 where $C_{toric} = \frac{1}{2} \cdot (C_p + C_{tot} + C_{toric})$
and $C_{toric} = C_{toric} = C_{toric}$ $C_{p1} = C_{p2} = C_p$ $C_{toric} = C_{toric} = C_{toric}$
 $C_{toric} = \frac{2}{(2\pi \cdot 13.56 \text{ MHz})^2 \cdot L_{soc}} - C_p - C_{toric}$

An antenna inductance of $L_{ant} = 2 \mu H$ will give tuning capacitors in the range of 130 pF on each pin. The total capacitance on **NFC1** and **NFC2** must be matched.

7.20.11 Battery protection

If the antenna is exposed to a strong NFC field, current may flow in the opposite direction on the supply due to parasitic diodes and ESD structures.

If the battery used does not tolerate return current, a series diode must be placed between the battery and the device in order to protect the battery.

7.20.12 Digital Modulation Signal

Support for external analog frontends or antenna architectures is possible by optionally outputting the digital modulation signal to a GPIO.

The NFCT peripheral is designed to connect directly to a loop antenna, receive a modulated signal from an NFC Reader with its internal analog frontend and transmit data back by changing the input resistance that is then seen as modulated load by the NFC Reader.

In addition, the peripheral has an option to output the digital modulation signal to a GPIO. Reception still occurs through the internal analog frontend, whereas transmission can be done by one of the following:

- The internal analog frontend through the loop antenna (default)
- · An external frontend using the digital modulation signal
- The combination of both above

NORDIC SEMICONDUCTOR

There are two registers that allow configuration of the modulation signal (i.e. of the response from NFCT to the NFC Reader), MODULATIONCTRL and MODULATIONPSEL. The registers need to be programmed before NFCT sends a response to a request from a reader. Ideally, this configuration is performed during startup and whenever the NFCT peripheral is powered up.

The selected GPIO needs to be configured as output in the corresponding GPIO configuration register. It is recommended to set an output value in the corresponding GPIO.OUT register – this value will be driven whenever the NFCT peripheral is disabled.

NFCT drives the pin low when there is no modulation, and drives it with On-Off Keying (OOK) modulation of an 847 kHz subcarrier (derived from the carrier frequency) when it responds to commands from an NFC Reader.

7.20.13 References

NFC Forum, NFC Analog Specification version 2.1, www.nfc-forum.org

NFC Forum, NFC Digital Protocol Technical Specification version 2.2, www.nfc-forum.org

NFC Forum, NFC Activity Technical Specification version 2.1, www.nfc-forum.org

7.20.14 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x5002D000	LNECT	NFCT : S	LIC	SA	Near field communication	
APPLICATION NFCT 0x4002D000		NFCT : NS	03	3A	tag	

Table 100: Instances

Register	Offset	Security	Description
TASKS_ACTIVATE	0x000		Activate NFCT peripheral for incoming and outgoing frames, change state to activated
TASKS_DISABLE	0x004		Disable NFCT peripheral
TASKS_SENSE	0x008		Enable NFC sense field mode, change state to sense mode
TASKS_STARTTX	0x00C		Start transmission of an outgoing frame, change state to transmit
TASKS_ENABLERXDATA	0x01C		Initializes the EasyDMA for receive.
TASKS_GOIDLE	0x024		Force state machine to IDLE state
TASKS_GOSLEEP	0x028		Force state machine to SLEEP_A state
SUBSCRIBE_ACTIVATE	0x080		Subscribe configuration for task ACTIVATE
SUBSCRIBE_DISABLE	0x084		Subscribe configuration for task DISABLE
SUBSCRIBE_SENSE	0x088		Subscribe configuration for task SENSE
SUBSCRIBE_STARTTX	0x08C		Subscribe configuration for task STARTTX
SUBSCRIBE_ENABLERXDATA	0x09C		Subscribe configuration for task ENABLERXDATA
SUBSCRIBE_GOIDLE	0x0A4		Subscribe configuration for task GOIDLE
SUBSCRIBE_GOSLEEP	0x0A8		Subscribe configuration for task GOSLEEP
EVENTS_READY	0x100		The NFCT peripheral is ready to receive and send frames
EVENTS_FIELDDETECTED	0x104		Remote NFC field detected
EVENTS_FIELDLOST	0x108		Remote NFC field lost
EVENTS_TXFRAMESTART	0x10C		Marks the start of the first symbol of a transmitted frame
EVENTS_TXFRAMEEND	0x110		Marks the end of the last transmitted on-air symbol of a frame
EVENTS_RXFRAMESTART	0x114		Marks the end of the first symbol of a received frame
EVENTS_RXFRAMEEND	0x118		Received data has been checked (CRC, parity) and transferred to RAM, and EasyDMA
			has ended accessing the RX buffer
EVENTS_ERROR	0x11C		NFC error reported. The ERRORSTATUS register contains details on the source of the
			error.



Register	Offset !	Security	Description
EVENTS_RXERROR	0x128		NFC RX frame error reported. The FRAMESTATUS.RX register contains details on the
			source of the error.
EVENTS_ENDRX	0x12C		RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full.
EVENTS_ENDTX	0x130		Transmission of data in RAM has ended, and EasyDMA has ended accessing the TX
			buffer
EVENTS_AUTOCOLRESSTARTED	0x138		Auto collision resolution process has started
EVENTS_COLLISION	0x148		NFC auto collision resolution error reported.
EVENTS_SELECTED	0x14C		NFC auto collision resolution successfully completed
EVENTS_STARTED	0x150		EasyDMA is ready to receive or send frames.
PUBLISH_READY	0x180		Publish configuration for event READY
PUBLISH_FIELDDETECTED	0x184		Publish configuration for event FIELDDETECTED
PUBLISH_FIELDLOST	0x188		Publish configuration for event FIELDLOST
PUBLISH_TXFRAMESTART	0x18C		Publish configuration for event TXFRAMESTART
PUBLISH_TXFRAMEEND	0x190		Publish configuration for event TXFRAMEEND
PUBLISH_RXFRAMESTART	0x194		Publish configuration for event RXFRAMESTART
PUBLISH_RXFRAMEEND	0x198		Publish configuration for event RXFRAMEEND
PUBLISH_ERROR	0x19C		Publish configuration for event ERROR
PUBLISH_RXERROR	0x1A8		Publish configuration for event RXERROR
PUBLISH_ENDRX	0x1AC		Publish configuration for event ENDRX
PUBLISH_ENDTX	0x1B0		Publish configuration for event ENDTX
PUBLISH_AUTOCOLRESSTARTED	0x1B8		Publish configuration for event AUTOCOLRESSTARTED
PUBLISH_COLLISION	0x1C8		Publish configuration for event COLLISION
PUBLISH_SELECTED	0x1CC		Publish configuration for event SELECTED
PUBLISH_STARTED	0x1D0		Publish configuration for event STARTED
HORTS	0x200		Shortcuts between local events and tasks
NTEN	0x300		Enable or disable interrupt
NTENSET	0x304		Enable interrupt
NTENCLR	0x308		Disable interrupt
RRORSTATUS	0x404		NFC Error Status register
RAMESTATUS.RX	0x40C		Result of last incoming frame
NFCTAGSTATE	0x410		Current operating state of NFC tag
SLEEPSTATE	0x420		Sleep state during automatic collision resolution
FIELDPRESENT	0x43C		Indicates the presence or not of a valid field
RAMEDELAYMIN	0x504		Minimum frame delay
RAMEDELAYMAX	0x508		Maximum frame delay
FRAMEDELAYMODE	0x50C		Configuration register for the Frame Delay Timer
PACKETPTR	0x510		Packet pointer for TXD and RXD data storage in Data RAM
MAXLEN	0x514		Size of the RAM buffer allocated to TXD and RXD data storage each
TXD.FRAMECONFIG	0x518		Configuration of outgoing frames
TXD.AMOUNT	0x51C		Size of outgoing frame
RXD.FRAMECONFIG	0x520		Configuration of incoming frames
RXD.AMOUNT	0x524		Size of last incoming frame
MODULATIONCTRL	0x52C		Enables the modulation output to a GPIO pin which can be connected to a second
			external antenna.
MODULATIONPSEL	0x538		Pin select for Modulation control
IFCID1 LAST	0x590		Last NFCID1 part (4, 7 or 10 bytes ID)
FCID1_2ND_LAST	0x594		Second last NFCID1 part (7 or 10 bytes ID)
NFCID1_3RD_LAST	0x598		Third last NFCID1 part (10 bytes ID)
AUTOCOLRESCONFIG	0x59C		Controls the auto collision resolution function. This setting must be done before the
	3,330		NFCT peripheral is activated.
SENSRES	0x5A0		NFC-A SENS_RES auto-response settings
- CHOILE	0x5A4		THE A SENS_INES dutto response settings


Table 101: Register overview



7.20.14.1 TASKS_ACTIVATE

Address offset: 0x000


Activate NFCT peripheral for incoming and outgoing frames, change state to activated



7.20.14.2 TASKS DISABLE

Address offset: 0x004


Disable NFCT peripheral



7.20.14.3 TASKS SENSE

Address offset: 0x008


Enable NFC sense field mode, change state to sense mode



7.20.14.4 TASKS_STARTTX

Address offset: 0x00C

Start transmission of an outgoing frame, change state to transmit






7.20.14.5 TASKS_ENABLERXDATA

Address offset: 0x01C

Initializes the EasyDMA for receive.



7.20.14.6 TASKS GOIDLE

Address offset: 0x024


Force state machine to IDLE state

Bit r	umber			31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					Description
Α	W	TASKS_GOIDLE			Force state machine to IDLE state
			Trigger	1	Trigger task

7.20.14.7 TASKS_GOSLEEP

Address offset: 0x028


Force state machine to SLEEP_A state



7.20.14.8 SUBSCRIBE_ACTIVATE

Address offset: 0x080

Subscribe configuration for task ACTIVATE








7.20.14.9 SUBSCRIBE_DISABLE

Address offset: 0x084


Subscribe configuration for task DISABLE



7.20.14.10 SUBSCRIBE_SENSE

Address offset: 0x088


Subscribe configuration for task SENSE



7.20.14.11 SUBSCRIBE STARTTX

Address offset: 0x08C

Subscribe configuration for task STARTTX




7.20.14.12 SUBSCRIBE_ENABLERXDATA

Address offset: 0x09C

Subscribe configuration for task ENABLERXDATA






7.20.14.13 SUBSCRIBE GOIDLE

Address offset: 0x0A4


Subscribe configuration for task GOIDLE



7.20.14.14 SUBSCRIBE_GOSLEEP

Address offset: 0x0A8

Subscribe configuration for task GOSLEEP



7.20.14.15 EVENTS READY

Address offset: 0x100

The NFCT peripheral is ready to receive and send frames






7.20.14.16 EVENTS_FIELDDETECTED


Address offset: 0x104

Remote NFC field detected



7.20.14.17 EVENTS FIELDLOST


Address offset: 0x108
Remote NFC field lost



7.20.14.18 EVENTS_TXFRAMESTART

Address offset: 0x10C

Marks the start of the first symbol of a transmitted frame




7.20.14.19 EVENTS TXFRAMEEND

Address offset: 0x110

Marks the end of the last transmitted on-air symbol of a frame






7.20.14.20 EVENTS RXFRAMESTART

Address offset: 0x114


Marks the end of the first symbol of a received frame



7.20.14.21 EVENTS_RXFRAMEEND

Address offset: 0x118


Received data has been checked (CRC, parity) and transferred to RAM, and EasyDMA has ended accessing the RX buffer



7.20.14.22 EVENTS ERROR

Address offset: 0x11C

NFC error reported. The ERRORSTATUS register contains details on the source of the error.








7.20.14.23 EVENTS_RXERROR

Address offset: 0x128


NFC RX frame error reported. The FRAMESTATUS.RX register contains details on the source of the error.



7.20.14.24 EVENTS_ENDRX

Address offset: 0x12C


RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full.



7.20.14.25 EVENTS ENDTX

Address offset: 0x130

Transmission of data in RAM has ended, and EasyDMA has ended accessing the TX buffer




7.20.14.26 EVENTS_AUTOCOLRESSTARTED

Address offset: 0x138

Auto collision resolution process has started






7.20.14.27 EVENTS_COLLISION

Address offset: 0x148

NFC auto collision resolution error reported.



7.20.14.28 EVENTS_SELECTED

Address offset: 0x14C

NFC auto collision resolution successfully completed

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	EVENTS_SELECTED			NFC auto collision resolution successfully completed
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.20.14.29 EVENTS_STARTED

Address offset: 0x150

EasyDMA is ready to receive or send frames.


Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Res	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	EVENTS_STARTED			EasyDMA is ready to receive or send frames.
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.20.14.30 PUBLISH_READY

Address offset: 0x180

Publish configuration for event READY






7.20.14.31 PUBLISH_FIELDDETECTED

Address offset: 0x184

Publish configuration for event FIELDDETECTED



7.20.14.32 PUBLISH_FIELDLOST

Address offset: 0x188


Publish configuration for event FIELDLOST

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event FIELDLOST will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.20.14.33 PUBLISH_TXFRAMESTART

Address offset: 0x18C

Publish configuration for event TXFRAMESTART








7.20.14.34 PUBLISH_TXFRAMEEND

Address offset: 0x190


Publish configuration for event TXFRAMEEND



7.20.14.35 PUBLISH_RXFRAMESTART

Address offset: 0x194


Publish configuration for event RXFRAMESTART



7.20.14.36 PUBLISH RXFRAMEEND

Address offset: 0x198

Publish configuration for event RXFRAMEEND




7.20.14.37 PUBLISH_ERROR

Address offset: 0x19C

Publish configuration for event ERROR






7.20.14.38 PUBLISH RXERROR

Address offset: 0x1A8

Publish configuration for event RXERROR



7.20.14.39 PUBLISH ENDRX

Address offset: 0x1AC


Publish configuration for event ENDRX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				В	АААААА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event ENDRX will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.20.14.40 PUBLISH_ENDTX

Address offset: 0x1B0

Publish configuration for event ENDTX








7.20.14.41 PUBLISH_AUTOCOLRESSTARTED

Address offset: 0x1B8


Publish configuration for event AUTOCOLRESSTARTED



7.20.14.42 PUBLISH_COLLISION

Address offset: 0x1C8


Publish configuration for event COLLISION



7.20.14.43 PUBLISH SELECTED

Address offset: 0x1CC

Publish configuration for event **SELECTED**




7.20.14.44 PUBLISH_STARTED

Address offset: 0x1D0

Publish configuration for event STARTED





7.20.14.45 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F BA
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	FIELDDETECTED_ACTIVA	ATE		Shortcut between event FIELDDETECTED and task
					ACTIVATE
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	FIELDLOST_SENSE			Shortcut between event FIELDLOST and task SENSE
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
F	RW	TXFRAMEEND_ENABLE	RXDATA		Shortcut between event TXFRAMEEND and task
					ENABLERXDATA
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

7.20.14.46 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					TSR NMLK HGFEDCBA
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	READY			Enable or disable interrupt for event READY
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	FIELDDETECTED			Enable or disable interrupt for event FIELDDETECTED
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	FIELDLOST			Enable or disable interrupt for event FIELDLOST
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	TXFRAMESTART			Enable or disable interrupt for event TXFRAMESTART
			Disabled	0	Disable
			Enabled	1	Enable
E	RW	TXFRAMEEND			Enable or disable interrupt for event TXFRAMEEND
			Disabled	0	Disable



Bit r	umber			31	. 30	29 2	8 2	7 26	5 25	5 24	1 23	3 22	21	L 20	0 19	18	3 17	16	15	14	13	3 12	2 1	1 10	9	8	7	6	5	4	3 2	2 1	1	0
ID														Т	S	R				N		N	1 L	. K			Н	G	F	ЕΙ	D (C E	3	Δ
Rese	t 0x000	000000		0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (ס ו	C
			Enabled	1							Eı	nabl	e																					
F	RW	RXFRAMESTART									Eı	nabl	e c	or c	disa	ble	int	err	up	t fo	r e	ver	nt F	RXF	RAI	ΛES	TAI	RT						
			Disabled	0							D	isab	le																					
			Enabled	1							Eı	nabl	e																					
G	RW	RXFRAMEEND									Eı	nabl	e c	or c	disa	ble	int	err	up	t fo	r e	ver	nt F	RXF	RAI	ИEE	ND)						
			Disabled	0							D	isab	le																					
			Enabled	1							Eı	nabl	e																					
Н	RW	ERROR									Eı	nabl	e c	or c	disa	ble	int	err	up	t fo	r e	ver	nt E	RR	OR									
			Disabled	0							D	isab	le																					
			Enabled	1							Eı	nabl	e																					
K	RW	RXERROR									Eı	nabl	e c	or c	disa	ble	int	err	up	t fo	r e	ver	nt F	RXE	RRC	DR								
			Disabled	0							D	isab	le																					
			Enabled	1							Eı	nabl	e																					
L	RW	ENDRX									Eı	nabl	e c	or c	disa	ble	int	err	up	t fo	r e	ver	nt E	NE	ORX									
			Disabled	0							D	isab	le																					
			Enabled	1							Eı	nabl	e																					
M	RW	ENDTX									Eı	nabl	e c	or c	disa	ble	in	err	up	t fo	r e	ver	nt E	NE	XTC									
			Disabled	0								isab																						
			Enabled	1								nabl																						
N	RW	AUTOCOLRESSTARTED										nabl		or c	disa	ble	int	err	up	t fo	r e	ver	nt /	TUA	ОС	OLF	ES:	STA	RTE	D				
			Disabled	0								isab																						
			Enabled	1								nabl																						
R	RW	COLLISION										nabl		or c	disa	ble	in	err	up	t fo	r e	ver	nt (COL	LISI.	ON								
			Disabled	0								isab																						
			Enabled	1								nabl								_														
S	RW	SELECTED										nabl		or c	disa	ble	int	err	up	t fo	r e	ver	nt S	ELI	ECT	ED								
			Disabled	0								isab																						
			Enabled	1								nabl																						
T	RW	STARTED	5	_								nabl		or c	disa	ble	in	err	up	t fo	r e	ver	nt S	ΤA	RTE	D								
			Disabled	0								isab 																						
			Enabled	1							Eı	nabl	e																					

7.20.14.47 INTENSET

Address offset: 0x304 Enable interrupt

Bit n	umber			313	30 29	9 28	27	26 2	5 24	12	3 22	2 21	. 20	19	18	17 1	.6 1	5 14	113	12	11 1	0 9	8	7	6	5 4	4 3	2	1 0
ID													Т	S	R			N		М	L	(Н	G	F	E D	С	ВА
Rese	t 0x000	00000		0	0 0	0	0	0 (0	C	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0 0	0	0 0
ID																													
Α	RW	READY								٧	Vrite	e '1'	' to	ena	able	int	erru	ıpt	for e	eve	nt R	EΑD	1						
			Set	1						Ε	nab	le																	
			Disabled	0						R	ead	l: Di	sab	led	ı														
			Enabled	1						R	ead	l: Er	nabl	ed															
В	RW	FIELDDETECTED								٧	Vrite	e '1'	' to	ena	able	int	erru	pt	for e	eve	nt FI	ELDI	DET	EC1	ED				
			Set	1						Ε	nab	le																	
			Disabled	0						R	ead	l: Di	sab	led															
			Enabled	1						R	ead	l: Er	nabl	ed															





Bit r	number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					TSR NMLK HGFEDCBA
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
С	RW	FIELDLOST			Write '1' to enable interrupt for event FIELDLOST
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	TXFRAMESTART			Write '1' to enable interrupt for event TXFRAMESTART
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	TXFRAMEEND			Write '1' to enable interrupt for event TXFRAMEEND
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	RXFRAMESTART			Write '1' to enable interrupt for event RXFRAMESTART
			Set	1	Enable
			Disabled	0	Read: Disabled
_	DIA	DVEDANAFEND	Enabled	1	Read: Enabled
G	RW	RXFRAMEEND	Set	1	Write '1' to enable interrupt for event RXFRAMEEND Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	ERROR	Ellableu	1	Write '1' to enable interrupt for event ERROR
	11.00	EMION	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
K	RW	RXERROR			Write '1' to enable interrupt for event RXERROR
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	ENDRX			Write '1' to enable interrupt for event ENDRX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
М	RW	ENDTX			Write '1' to enable interrupt for event ENDTX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	AUTOCOLRESSTARTED			Write '1' to enable interrupt for event
					AUTOCOLRESSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
R	RW	COLLISION			Write '1' to enable interrupt for event COLLISION
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
S	RW	SELECTED			Write '1' to enable interrupt for event SELECTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Т	RW	STARTED			Write '1' to enable interrupt for event STARTED






Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			TSR NMLK HGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

7.20.14.48 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	number			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					TSR NMLK HGFEDCBA
Res	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	READY			Write '1' to disable interrupt for event READY
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	FIELDDETECTED			Write '1' to disable interrupt for event FIELDDETECTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	FIELDLOST			Write '1' to disable interrupt for event FIELDLOST
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	TXFRAMESTART			Write '1' to disable interrupt for event TXFRAMESTART
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	TXFRAMEEND			Write '1' to disable interrupt for event TXFRAMEEND
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	RXFRAMESTART			Write '1' to disable interrupt for event RXFRAMESTART
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	RXFRAMEEND			Write '1' to disable interrupt for event RXFRAMEEND
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	ERROR			Write '1' to disable interrupt for event ERROR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
K	RW	RXERROR			Write '1' to disable interrupt for event RXERROR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled






Bit r	umber			31	30	29 2	28 2	7 26	25	24	23	3 22	21	. 20	19	18	3 1	7 1	6 1	5 1	4 1	3 1	2 1	1 10	9	8	7	6	5	4	3	2 :	1 C
ID														Т	S	R				1	٧	N	VI I	_ K			Н	G	F	Ε	D	C I	3 A
Rese	t 0x000	00000		0	0	0	0 0	0	0	0	0	0	0	0	0	0	() () () () () (0 (0	0	0	0	0	0	0	0	0 (0 0
L	RW	ENDRX									W	rite	'1'	' to	dis	sab	le	int	err	upt	fo	r e	ven	t EN	IDF	RX							
			Clear	1							Di	sab	le																				
			Disabled	0							Re	ead:	Di	sal	ole	d																	
			Enabled	1							Re	ead:	En	nab	led	ł																	
М	RW	ENDTX									W	rite	'1'	' to	dis	sab	le	int	err	upt	fo	r e	ven	t EN	IDT	X							
			Clear	1							Di	sab	le																				
			Disabled	0							Re	ead:	Di	sal	ole	d																	
			Enabled	1							Re	ead:	En	nab	led	ł																	
N	RW	AUTOCOLRESSTARTED									W	rite	'1'	' to	dis	sab	le	int	err	upt	fo	r e	ven	t									
											Αl	JTO	CO	LR	ESS	STA	RT	ED															
			Clear	1							Di	sab	le																				
			Disabled	0							Re	ead:	Di	sal	ole	d																	
			Enabled	1							Re	ead:	En	nab	led	ł																	
R	RW	COLLISION									W	rite	'1'	' to	dis	sab	le	int	err	upt	fo	r e	ven	t C	DLL	ISIC	N						
			Clear	1							Di	sab	le																				
			Disabled	0							Re	ead:	Di	sal	ole	d																	
			Enabled	1							Re	ead:	En	nab	led	ł																	
S	RW	SELECTED									W	rite	'1'	' to	dis	sab	le	int	err	upt	fo	r e	ven	t SE	LEC	CTE	0						
			Clear	1							Di	sab	le																				
			Disabled	0							Re	ead:	Di	sal	ole	d																	
			Enabled	1							Re	ead:	En	nab	led	i																	
Т	RW	STARTED									W	rite	'1'	' to	dis	sab	le	int	err	upt	fo	r e	ven	t ST	AR	TED							
			Clear	1							Di	sab	le																				
			Disabled	0							Re	ead:	Di	sal	ole	d																	
			Enabled	1							Re	ead:	En	nab	led	ł																	

7.20.14.49 ERRORSTATUS

Address offset: 0x404 NFC Error Status register

Note: Write a bit to 1 to clear it. Writing 0 has no effect.




7.20.14.50 FRAMESTATUS.RX

Address offset: 0x40C

Result of last incoming frame


Note: Write a bit to 1 to clear it. Writing 0 has no effect.



7.20.14.51 NFCTAGSTATE

Address offset: 0x410

Current operating state of NFC tag



7.20.14.52 SLEEPSTATE

Address offset: 0x420

Sleep state during automatic collision resolution

Bit n	umber			31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
					Description
Α	R	SLEEPSTATE			Reflects the sleep state during automatic collision
					resolution. Set to IDLE by a GOIDLE task. Set to SLEEP_A
					when a valid SLEEP_REQ frame is received or by a GOSLEEP
					task.
			Idle	0	State is IDLE.
			SleepA	1	State is SLEEP_A.

7.20.14.53 FIELDPRESENT

Address offset: 0x43C

Indicates the presence or not of a valid field

NORDIC

Reset 0x00000000000000000000000000000000000	D.11																											_			_	_		_			
Reset 0x00000000000000000000000000000000000	Bit n	umber			31	30	29 .	28 2	2/2	6 2:	5 2	24 2	3 4	22 2	21 2	20	19	18	1/	16	15	14	11	31.	21	11	.0 !	Э	8 ,	/	6	5	4	3	2	1)
ID R/W Field Value ID Value Description A R FIELDPRESENT Indicates if a valid field is present. Available only in the activated state. NoField 0 No valid field detected FieldPresent 1 Valid field detected	ID																																			В	l.
A R FIELDPRESENT Indicates if a valid field is present. Available only in the activated state. NoField 0 No valid field detected FieldPresent 1 Valid field detected	Rese	et 0x000	00000		0	0	0	0 (0 0	0) (0 (0	0	0	0	0	0	0	0	0	0	C	0) () () (0	0 ()	0	0	0	0	0	0)
activated state. NoField 0 No valid field detected FieldPresent 1 Valid field detected	ID																																				ı
NoField 0 No valid field detected FieldPresent 1 Valid field detected	Α	R	FIELDPRESENT									li	ndi	icat	es i	if a	a va	lid	fie	ld	is	ore	se	nt.	Ava	aila	ble	01	nly i	n t	the						
FieldPresent 1 Valid field detected												а	cti	ivat	ed	sta	ate.																				
				NoField	0							Ν	l٥	vali	id fi	iel	d d	ete	ect	ed																	
P. P. LOCKDETECT Indicates if the low level has locked to the field				FieldPresent	1							٧	/ali	d fi	ield	de	ete	cte	d																		
B IN LOCKDETICE III THE TOW TEVER HAS TOCKED TO THE HELD	В	R	LOCKDETECT									li	ndi	icat	es i	if t	he	lov	w le	eve	l h	as	loc	kec	d to	o th	ne f	iel	d								
NotLocked 0 Not locked to field				NotLocked	0							١	lot	lo	cke	d t	o fi	elo	t																		
Locked 1 Locked to field				Locked	1							L	.oc	ked	l to	fie	eld																				

7.20.14.54 FRAMEDELAYMIN

Address offset: 0x504 Minimum frame delay

Α	RW	FRAMEDELAYMIN		Minimum frame	delay in	numb	er of 1	3.56	MHz	clo	ck cy	cles			
ID															
Rese	et 0x000	00480	0 0 0 0 0 0	0 0 0 0 0 0 0	000	0 0	0 (1	0 0	1	0 (0	0	0	o 0
ID					A	A A A	. A A	A A	А А	Α	Α /	4 A	Α	Α,	4 А
Bit r	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18	8 17 16 1	5 14 1	3 12 1	1 10	9 8	7	6 !	5 4	3	2	1 0

7.20.14.55 FRAMEDELAYMAX

Address offset: 0x508 Maximum frame delay

									cvc	امد																	
Α	RW	FRAMEDELAYMAX							Ma	xim	um 1	fran	ne c	dela	ıy ir	า ทเ	ımb	er o	f 13	.56 I	ИΗ	clo	ck				
ID									Des																		
Rese	t 0x000	01000	0	0 0	0	0 0	0	0	0	0 (0 0	0	0	0	0	0	0 0	1	0	0 (0	0	0	0	0 (0	0 0
ID												Α	Α	Α	Α	Α.	А А	Α	Α	A A	A	Α	Α	Α	A A	A	A A
Bit n	umber		313	30 29	28 2	27 26	5 25	24	23 2	22 2	1 20	19	18	17	16 1	L5 1	4 13	3 12	11 :	10 9	8	7	6	5	4 3	3 2	1 (

7.20.14.56 FRAMEDELAYMODE

Address offset: 0x50C

Configuration register for the Frame Delay Timer


Bit number				31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID				A A
Reset 0x00000001				0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	FRAMEDELAYMODE			Configuration register for the Frame Delay Timer
			FreeRun	0	Transmission is independent of frame timer and will start
					when the STARTTX task is triggered. No timeout.
			Window	1	Frame is transmitted between FRAMEDELAYMIN and
					FRAMEDELAYMAX
			ExactVal	2	Frame is transmitted exactly at FRAMEDELAYMAX
			WindowGrid	3	Frame is transmitted on a bit grid between
					FRAMEDELAYMIN and FRAMEDELAYMAX



7.20.14.57 PACKETPTR

Address offset: 0x510


Packet pointer for TXD and RXD data storage in Data RAM



7.20.14.58 MAXLEN

Address offset: 0x514

Size of the RAM buffer allocated to TXD and RXD data storage each



7.20.14.59 TXD.FRAMECONFIG

Address offset: 0x518

4406_640 v1.1

Configuration of outgoing frames

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D CBA
Rese	et 0x000	00017		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	PARITY			Indicates if parity is added to the frame
			NoParity	0	Parity is not added to TX frames
			Parity	1	Parity is added to TX frames
В	RW	DISCARDMODE			Discarding unused bits at start or end of a frame
			DiscardEnd	0	Unused bits are discarded at end of frame (EoF)
			DiscardStart	1	Unused bits are discarded at start of frame (SoF)
С	RW	SOF			Adding SoF or not in TX frames
			NoSoF	0	SoF symbol not added
			SoF	1	SoF symbol added
D	RW	CRCMODETX			CRC mode for outgoing frames
			NoCRCTX	0	CRC is not added to the frame
			CRC16TX	1	16 bit CRC added to the frame based on all the data read
					from RAM that is used in the frame



7.20.14.60 TXD.AMOUNT

Address offset: 0x51C Size of outgoing frame

Bit n	umber		31 30	29 2	8 27	26 25	24	23 2	22 21	1 20	19 1	.8 17	16	15 1	4 13	12 1	l 10	9	8	7 6	5	4	3 2	2 1	. 0
ID																В	В	В	В	3 B	В	В	ВА	Α Α	A
Rese	t 0x000	00000	0 0	0 0	0 0	0 0	0	0	0 0	0	0	0 0	0	0 (0	0 0	0	0	0 (0	0	0	0 0	0	0
ID																									
A	RW	TXDATABITS	[07]					sha The unu	II be DISoused	incl CAR bits	ude DM0 is di	d in t ODE t	he field	fram d in f at tl	e (ex RAN	byte clud MECO art o	ng p NFIO	arit 6.TX :he	y bi sel	t). ects of a	if 1	at			
В	RW	TXDATABYTES	[025	57]												hall l		clu	ded	in t	he				

7.20.14.61 RXD.FRAMECONFIG

Address offset: 0x520

Configuration of incoming frames


Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B A
Rese	et 0x000	00015		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	PARITY			Indicates if parity expected in RX frame
			NoParity	0	Parity is not expected in RX frames
			Parity	1	Parity is expected in RX frames
В	RW	SOF			SoF expected or not in RX frames
			NoSoF	0	SoF symbol is not expected in RX frames
			SoF	1	SoF symbol is expected in RX frames
С	RW	CRCMODERX			CRC mode for incoming frames
			NoCRCRX	0	CRC is not expected in RX frames
			CRC16RX	1	Last 16 bits in RX frame is CRC, CRC is checked and
					CRCSTATUS updated

7.20.14.62 RXD.AMOUNT

Address offset: 0x524

Size of last incoming frame






7.20.14.63 MODULATIONCTRL

Address offset: 0x52C

Enables the modulation output to a GPIO pin which can be connected to a second external antenna.


See MODULATIONPSEL for GPIO configuration.



7.20.14.64 MODULATIONPSEL

Address offset: 0x538

Pin select for Modulation control




7.20.14.65 NFCID1_LAST

Address offset: 0x590

Last NFCID1 part (4, 7 or 10 bytes ID)






7.20.14.66 NFCID1 2ND LAST

Address offset: 0x594

Second last NFCID1 part (7 or 10 bytes ID)



7.20.14.67 NFCID1 3RD LAST

Address offset: 0x598

Third last NFCID1 part (10 bytes ID)




7.20.14.68 AUTOCOLRESCONFIG

Address offset: 0x59C

Controls the auto collision resolution function. This setting must be done before the NFCT peripheral is activated.

Note: When modifying this register, bit 1 must be written to 1.





7.20.14.69 SENSRES

Address offset: 0x5A0

NFC-A SENS_RES auto-response settings

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E E D D D D C C B A A A A
Rese	et 0x000	00001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	BITFRAMESDD			Bit frame SDD as defined by the b5:b1 of byte 1 in
					SENS_RES response in the NFC Forum, NFC Digital Protocol
					Technical Specification
			SDD00000	0	SDD pattern 00000
			SDD00001	1	SDD pattern 00001
			SDD00010	2	SDD pattern 00010
			SDD00100	4	SDD pattern 00100
			SDD01000	8	SDD pattern 01000
			SDD10000	16	SDD pattern 10000
В	RW	RFU5			Reserved for future use. Shall be 0.
С	RW	NFCIDSIZE			NFCID1 size. This value is used by the auto collision
					resolution engine.
			NFCID1Single	0	NFCID1 size: single (4 bytes)
			NFCID1Double	1	NFCID1 size: double (7 bytes)
			NFCID1Triple	2	NFCID1 size: triple (10 bytes)
D	RW	PLATFCONFIG			Tag platform configuration as defined by the b4:b1 of byte
					2 in SENS_RES response in the NFC Forum, NFC Digital
					Protocol Technical Specification
E	RW	RFU74			Reserved for future use. Shall be 0.

7.20.14.70 SELRES

Address offset: 0x5A4

NFC-A SEL_RES auto-response settings

Bit n	umber		313	80 29	28 2	7 26	25 24	1 23 2	22 21	20 1	19 18	17	16 15	14	13 1	2 11	10	9 8	7	6	5	4 3	2	1 0
ID																			Ε	D	D	c c	В	A A
Rese	t 0x000	00000	0	0 0	0 0	0	0 0	0 (0 0	0	0 0	0	0 0	0	0 (0 0	0	0 0	0	0	0	0 0	0	0 0
ID																								
Α	RW	RFU10						Rese	erve	d for	futu	re u	se. S	hall	be 0).								
В	RW	CASCADE						Caso	cade	as d	lefin	ed b	y the	b3	of SE	L_RI	ES r	espo	nse	in t	he			
								NFC	For	um,	NFC	Digit	al Pr	otoc	ol T	echn	ical	Spec	ifica	atio	n			
								(con	ntroll	led b	y ha	rdwa	are, s	hall	be (0)								
С	RW	RFU43						Rese	erve	d for	futu	re u	se. S	hall	be 0).								
D	RW	PROTOCOL						Prot	tocol	l as c	defin	ed b	y the	b7:	b6 c	f SEL	_RI	S re	spoi	nse	in			
								the	NFC	Foru	ım, î	IFC I	Digita	al Pr	otoc	ol Te	chr	ical :	Spec	ific	atio	n		
Е	RW	RFU7						Rese	erve	d for	futu	re u	se. S	hall	be 0).								



7.20.15 Electrical specification

7.20.15.1 NFCT Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
f _c	Frequency of operation		13.56		MHz
C _{MI}	Carrier modulation index	95			%
DR	Data Rate		106		kbps
V _{sense}	Peak differential field detect threshold level on NFC1-NFC2,		1.2		Vp
	with input being high impedance in sense mode				
I _{max}	Maximum input current on NFCT pins			80	mA

7.20.15.2 NFCT Timing Parameters

Symbol	Description	N	Vlin.	Тур.	Max.	Units
t _{activate}	Time from task_ACTIVATE in SENSE or DISABLE state to				500	μs
	ACTIVATE_A or IDLE state, excluding voltage supply and					
	oscillator startup times					
t _{sense}	Time from remote field is present in SENSE mode to				20	μs
	FIELDDETECTED event is asserted					




Figure 98: NFCT timing parameters (Shortcuts for FIELDDETECTED and FIELDLOST are disabled)

7.21 NVMC — Non-volatile memory controller

The non-volatile memory controller (NVMC) is used for writing and erasing of the internal flash memory and the user information configuration register (UICR).

The NVMC is a split security peripheral. This means that when the NVMC is configured as non-secure, only a subset of the registers is available from the non-secure code. See SPU — System protection unit on page 585 and Registers on page 333 for more details.

When the NVMC is configured to be a secure peripheral, only secure code has access.

Before a write can be performed, the NVMC must be enabled for writing in CONFIG.WEN. Similarly, before an erase can be performed, the NVMC must be enabled for erasing in CONFIG.EEN, see CONFIG on page 334. The user must make sure that writing and erasing are not enabled at the same time. Failing to do so may result in unpredictable behavior.

7.21.1 Writing to flash

When writing is enabled, in CONFIG register for secure region, or in CONFIGNS register for non-secure region, flash is written by writing a full 32-bit word to a word-aligned address in flash.



Secure code has access to both secure and non-secure regions, by using the appropriate configuration of CONFIG and CONFIGNS registers. Non-secure code, in constrast, has access to non-secure regions only. Thus, non-secure code only needs CONFIGNS.

The NVMC is only able to write 0 to erased bits in flash, that is bits set to 1. It cannot write a bit back to 1.

As illustrated in Memory on page 18, flash is divided into multiple pages. The same address in flash can only be written n_{WRITE} number of times before a page erase must be performed.

Only full 32-bit words can be written to flash using the NVMC interface. To write less than 32 bits to flash, write the data as a word, and set all the bits that should remain unchanged in the word to 1. The restriction about the number of writes (see above) still applies in this case.

The time it takes to write a word to flash is specified by t_{WRITE} . If CPU executes code from flash while the NVMC is writing to flash, the CPU will be stalled.

Only word-aligned writes are allowed. Byte or half-word-aligned writes will result in a bus fault.

7.21.2 Erasing a secure page in flash

When secure region erase is enabled (in CONFIG register), a flash page can be erased by writing <code>0xFFFFFFF</code> into the first 32-bit word in a flash page.

Page erase is only applicable to the code area in the flash and does not work with UICR.

After erasing a flash page, all bits in the page are set to 1. The time it takes to erase a page is specified by $t_{\sf ERASEPAGE}$. The CPU is stalled if the CPU executes code from the flash while the NVMC performs the erase operation.

See Partial erase of a page in flash for information on splitting the erase time in smaller chunks.

7.21.3 Erasing a non-secure page in flash

Page erase is only applicable to the code area in the flash and does not work with UICR.

After erasing a flash page, all bits in the page are set to 1. The time it takes to erase a page is specified by $t_{\sf ERASEPAGE}$. The CPU is stalled if the CPU executes code from the flash while the NVMC performs the erase operation.

7.21.4 Writing to user information configuration registers (UICR)

User information configuration registers (UICR) are written in the same way as flash. After UICR has been written, the new UICR configuration will only take effect after a reset.

UICR is only accessible by secure code. Any write from non-secure code will be faulted.

To lock the chip after uploading non-secure code, do the follolwing steps:

- 1. Block access to secure code by setting UICR register to protected.
- **2.** Use the register WRITEUICRNS on page 336, via non-secure debugger, to set APPROTECT (APPROTECT is automatically written to 0×000000000 by the NVMC).

UICR can only be written nwRITE number of times before an erase must be performed using ERASEALL.

The time it takes to write a word to the UICR is specified by t_{WRITE} . The CPU is stalled if the CPU executes code from the flash while the NVMC is writing to the UICR.

7.21.5 Frase all

When erase is enabled, the whole flash and UICR can be erased in one operation by using the ERASEALL register. ERASEALL will not erase the factory information configuration registers (FICR).



This functionality can be blocked by some configuration of the UICR protection bits, see the table NVMC protection on page 332.

The time it takes to perform an ERASEALL on page 334 command is specified by t_{ERASEALL}. The CPU is stalled if the CPU executes code from the flash while the NVMC performs the erase operation.

7.21.6 NVMC protection mechanisms

This chapter describes the different protection mechanisms for the non-volatile memory.

7.21.6.1 NVMC blocking

NVM integrity is assured through use of multiple levels of protection. Protection mechanisms can be configured to allow or block certain operations.

The table below shows the different status of protection bits, and which operations are allowed or blocked.

Pı	rotection bit sta	ntus	NVMC protection									
SECURE APPROTECT	APPROTECT	ERASE PROTECT	CTRL-AP ERASEALL	NVMC ERASEALL								
0	0	0	Available	Available								
1	X	0	Available	Blocked								
X	1	0	Available	Blocked								
X	X	1	Blocked	Blocked								
1 - Enabled, 0	- Disabled, X - I	Don't care										

Table 102: NVMC protection

Uploading code with secure debugging blocked

Non-secure code can program non-secure flash regions. To perform these operations, the NVMC has the following non-secure registers: CONFIGNS, READY, and READYNEXT.

CONFIGNS on page 336 works as the CONFIG register but it is used only for non-secure transactions. Both page erase and writing inside the flash require a write transaction (see Erasing a secure page in flash on page 331 or Erasing a non-secure page in flash on page 331). Because of this, the SPU — System protection unit on page 585 will guarantee that the non-secure code cannot write inside a secure page, since the transaction will never reach the NVMC controller.

7.21.6.2 NVMC power failure protection

NVMC power failure protection is possible through the use of a power-fail comparator that is monitoring power supply.

If the power-fail comparator is enabled, and the power supply voltage is below V_{POF} threshold, the power-fail comparator will prevent the NVMC from performing erase or write operations in non-volatile memory (NVM).

If a power failure warning is present at the start of an NVM write or erase operation, the NVMC will block the operation and a bus error will be signalled. If a power failure warning occurs during an ongoing NVM write operation, the NVMC will try to finish the operation. And if the power failure warning persists, consecutive NVM write operations will be blocked by the NVMC, and a bus error will be signalled.



7.21.7 Cache

An instruction cache (I-Cache) can be enabled for the ICODE bus in the NVMC.

See Memory on page 18 for the location of flash.

A cache hit is an instruction fetch from the cache, and it has a 0 wait-state delay. The number of wait-states for a cache miss, where the instruction is not available in the cache and needs to be fetched from flash, depends on the processor frequency, see CPU parameter W_FLASHCACHE.

Enabling the cache can increase the CPU performance, and reduce power consumption by reducing the number of wait cycles and the number of flash accesses. This will depend on the cache hit rate. Cache draws current when enabled. If the reduction in average current due to reduced flash accesses is larger than the cache power requirement, the average current to execute the program code will be reduced.

When disabled, the cache does not draw current and its content is not retained.

It is possible to enable cache profiling to analyze the performance of the cache for your program using the register ICACHECNF. When profiling is enabled, registers IHIT and IMISS are incremented for every instruction cache hit or miss respectively.

7.21.8 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50039000 0x40039000	ION NVMC	NVMC : S NVMC : NS	SPLIT	NA	Non-volatile memory controller	NVMC built-in cache not supported (ICACHECNF, IHIT and IMISS registers).
0x41080000 NETWOR	K NVMC	NVMC	NS	NA	Non-Volatile Memory Controller	NVMC TrustZone registers (WRITEUICRNS and CONFIGNS) not supported.

Table 103: Instances

Register	Offset	Security	Description
READY	0x400	NS	Ready flag
READYNEXT	0x408	NS	Ready flag
CONFIG	0x504	S	Configuration register
ERASEALL	0x50C	S	Register for erasing all non-volatile user memory
ERASEPAGEPARTIALCFG	0x51C	S	Register for partial erase configuration
ICACHECNF	0x540	S	I-code cache configuration register
IHIT	0x548	S	I-code cache hit counter
IMISS	0x54C	S	I-code cache miss counter
CONFIGNS	0x584	NS	Non-secure configuration register
WRITEUICRNS	0x588	NS	Non-secure APPROTECT enable register


Table 104: Register overview

7.21.8.1 READY

Address offset: 0x400

Ready flag





7.21.8.2 READYNEXT


Address offset: 0x408

Ready flag

Bit n	umber			31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	000001		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	R	READYNEXT			NVMC can accept a new write operation
			Busy	0	NVMC cannot accept any write operation
			Ready	1	NVMC is ready

7.21.8.3 CONFIG

Address offset: 0x504 Configuration register




7.21.8.4 ERASEALL

Address offset: 0x50C

Register for erasing all non-volatile user memory






7.21.8.5 ERASEPAGEPARTIALCFG

Address offset: 0x51C


Register for partial erase configuration



7.21.8.6 ICACHECNF

Address offset: 0x540


I-code cache configuration register



7.21.8.7 IHIT

Address offset: 0x548

I-code cache hit counter




Write zero to clear



7.21.8.8 IMISS

Address offset: 0x54C

I-code cache miss counter




Write zero to clear

7.21.8.9 CONFIGNS

Address offset: 0x584

Non-secure configuration register



7.21.8.10 WRITEUICRNS

Address offset: 0x588

Non-secure APPROTECT enable register

Bit n	umber			31	30	29	28 :	27 2	26 25	5 24	23	22	21	20 1	19 1	18 17	7 16	15	14	13	12 1	111	.0 9	8	7	6	5	4	3 2	2 1	L O
ID				В	В	В	В	В	ВВ	В	В	В	В	В	В	ВВ	В	В	В	В	В	В	3 E	3 B	В	В	В	В			Α
Rese	t 0x000	00000		0	0	0	0	0 (0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0 () (0 (
ID																															
Α	W	SET									All	ow	nor	n-se	ecui	re co	ode	to s	set.	APF	PRO	TEC	Т								
			Set	1							Se	t va	lue																		
В	W	KEY									Ke	y to	wr	ite	in c	orde	r to	val	ida	te t	he v	writ	e o	pera	itio	n					
			Keyvalid	0x	AFE	BE5/	47				Ke	y va	lue	9																	



7.21.9 Electrical specification

7.21.9.1 Flash programming

Symbol	Description	Min.	Тур.	Max.	Units
n _{WRITE}	Number of times a 32-bit word can be written before erase			2	
n _{endurance}	Erase cycles per page	10000			
t _{WRITE}	Time to write one 32-bit word			43 ¹⁰	μs
t _{ERASEPAGE}	Time to erase one page			87.5 ¹⁰	ms
t _{ERASEALL}	Time to erase all flash			173 ¹⁰	ms
t _{ERASEPAGEPARTIAL,s}	ERASEPAGEPARTIAL, Setu _l Setup time for one partial erase				ms

7.21.9.2 Cache size

Symbol	Description	Min.	Тур.	Max.	Units
Size _{ICODE}	I-Code cache size		2048 ¹¹		Bytes

7.22 PDM — Pulse density modulation interface

The pulse density modulation (PDM) module enables input of pulse density modulated signals from external audio frontends, for example, digital microphones. The PDM module generates the PDM clock and supports single-channel or dual-channel (left and right) data input. Data is transferred directly to RAM buffers using EasyDMA.

Listed here are the main features for PDM:

- Up to two PDM microphones configured as a left/right pair using the same data input
- 16 kHz output sample rate, 16-bit samples
- EasyDMA support for sample buffering
- HW decimation filters
- Selectable ratio of 64 or 80 between PDM_CLK and output sample rate

The PDM module illustrated below is interfacing up to two digital microphones with the PDM interface. EasyDMA is implemented to relieve the real-time requirements associated with controlling of the PDM slave from a low priority CPU execution context. It also includes all the necessary digital filter elements to produce pulse code modulation (PCM) samples. The PDM module allows continuous audio streaming.



Applies when HFXO is used. Timing varies according to HFINT accuracy when HFINT is used.

Only applicable for network core. Application core has a separate cache, see CACHE — Instruction/data cache on page 109.




Figure 99: PDM module

7.22.1 Master clock source selection

The master clock source can be configured in register MCLKCONFIG on page 350. Choose one of the following as the master clock source:

- 32 MHz peripheral clock (PCLK32M), synchronous to HFCLK.
- Audio PLL clock (ACLK) with configurable frequency.

The peripheral must be stopped before selecting the master clock source. The use of the STOP task and the STOPPED event is described in Module operation on page 339.

To improve the master clock accuracy and jitter performance, it is recommended (but not mandatory) that the PCLK32M source is running off the HFXO instead of the HFINT oscillator. The ACLK source requires the use of HFXO. See CLOCK — Clock control on page 69 for more information about starting HFXO for the relevant clock source.

7.22.2 Master clock generator

The master clock generator's PDMCLKCTRL register allows adjusting the PDM clock's frequency.

The master clock generator does not add any jitter to the HFCLK source chosen. It is recommended (but not mandatory) to use the Xtal as HFCLK source.

The following equation can be used to calculate the value of the PDMCLKCTRL register for a given PDM clock- and master clock source frequency:

$$PDMCLKCTRL = 4096 \cdot \left[\frac{f_{pdm} \cdot 1048576}{f_{source} + \frac{f_{pdm}}{2}} \right]$$

Figure 100: PDM clock frequency equation

Where f_{pdm} is the requested PDM clock frequency in Hz, and f_{source} is the master clock generator source in Hz. Because of rounding errors, an accurate PDM clock may not be achievable. The actual PDM frequency can be calculated using the equation below.

$$f_{actual} = \frac{f_{source}}{\left\lfloor \frac{1048576.4096}{PDMCLKCTRL} \right\rfloor}$$

Figure 101: Actual PDM frequency

The clock error can be calculated using the equation below. The error e is the percentage difference from the requested f_{pdm} frequency.



$$e = 100 \cdot \frac{f_{actual} - f_{pdm}}{f_{pdm}} = 100 \cdot \frac{\frac{f_{source}}{1048576.4096} - f_{pdm}}{f_{pdm}}$$

Figure 102: PDM frequency error equation

The PDM frequency can be adjusted while the clock generator is running.

- For PCLK32M, by using PDMCLKCTRL
- For ACLK, by adjusting the audio clock source, see CLOCK Clock control on page 69.

Requested PDM frequency f _{pdm} [Hz]	f _{source} [Hz]	RATIO	PDMCLKCTRL	Actual PDM frequency f _{actual} [Hz]	Sample frequency [Hz]	Error [%]
1024000	32000000 (PCLK32M)	64	135274496	1032258.1	16129.0	0.81
1280000	32000000 (PCLK32M)	80	168427520	1280000	16000	0
1024000	12288000 (ACLK)	64	343597056	1024000	16000	0

Table 105: Configuration examples

7.22.3 Module operation

By default, bits from the left PDM microphone are sampled on PDM_CLK falling edge, and bits for the right are sampled on the rising edge of PDM_CLK, resulting in two bitstreams. Each bitstream is fed into a digital filter which converts the PDM stream into 16-bit PCM samples, then filters and down-samples them to reach the appropriate sample rate.

The EDGE field in the MODE register allows swapping left and right, so that left will be sampled on rising edge, and right on falling.

The PDM module uses EasyDMA to store the samples coming out from the filters into one buffer in RAM. Depending on the mode chosen in the OPERATION field in the MODE register, memory either contains alternating left and right 16-bit samples (Stereo), or only left 16-bit samples (Mono). To ensure continuous PDM sampling, it is up to the application to update the EasyDMA destination address pointer as the previous buffer is filled.

The continuous transfer can be started or stopped by sending the START and STOP tasks. STOP becomes effective after the current frame has finished transferring, which will generate the STOPPED event. The STOPPED event indicates that all activity in the module is finished, and that the data is available in RAM (EasyDMA has finished transferring as well). Attempting to restart before receiving the STOPPED event may result in unpredictable behavior.

7.22.4 Decimation filter

In order to convert the incoming data stream into PCM audio samples, a decimation filter is included in the PDM interface module.

The input of the filter is the two-channel PDM serial stream (with left channel on clock high, right channel on clock low). Depending on the RATIO selected, its output is 2×16 -bit PCM samples at a sample rate either 64 times or 80 times (depending on the RATIO register) lower than the PDM clock rate.



The filter stage of each channel is followed by a digital volume control, to attenuate or amplify the output samples in a range of -20 dB to +20 dB around the default (reset) setting, defined by $G_{PDM,default}$. The gain is controlled by the GAINL and GAINR registers.

As an example, if the goal is to achieve 2500 RMS output samples (16-bit) with a 1 kHz 90 dBA signal into a -26 dBFS sensitivity PDM microphone, do the following:

- Sum the PDM module's default gain (G_{PDM,default}) and the gain introduced by the microphone and acoustic path of his implementation (an attenuation would translate into a negative gain)
- Adjust GAINL and GAINR by the above summed amount. Assuming that only the PDM module influences the gain, GAINL and GAINR must be set to -G_{PDM,default} dB to achieve the requirement.

With $G_{PDM,default} = 3.2$ dB, and as GAINL and GAINR are expressed in 0.5 dB steps, the closest value to program would be 3.0 dB, which can be calculated as:

```
GAINL = GAINR = (DefaultGain - (2 * 3))
```

Remember to check that the resulting values programmed into GAINL and GAINR fall within MinGain and MaxGain.

7.22.5 EasyDMA

Samples will be written directly to RAM, and EasyDMA must be configured accordingly.

The address pointer for the EasyDMA channel is set in SAMPLE.PTR register. If the destination address set in SAMPLE.PTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

The DMA transfer supports Stereo (left and right 16-bit samples) and Mono (left only) data transfer as configured in the OPERATION field of the MODE register. The samples are stored little endian.

MODE.OPERATION	Bits per sample	Result stored per RAM	Physical RAM allocated	Result boundary indexes Note
		word	(32-bit words)	in RAM
Stereo	32 (2x16)	L+R	ceil(SAMPLE.MAXCNT/2)	R0=[31:16]; L0=[15:0] Default
Mono	16	2xL	ceil(SAMPLE.MAXCNT/2)	L1=[31:16]; L0=[15:0]

Table 106: DMA sample storage

The destination buffer in RAM consists of one block, the size of which is set in SAMPLE.MAXCNT register. Format is number of 16-bit samples. The physical RAM allocated is always:

```
(RAM allocation, in bytes) = SAMPLE.MAXCNT * 2;
```

(but the mapping of the samples depends on MODE.OPERATION.

If OPERATION=Stereo, RAM will contain a succession of left and right samples.

If OPERATION=Mono, RAM will contain a succession of left only samples.

For a given value of SAMPLE.MAXCNT, the buffer in RAM can contain half the stereo sampling time as compared to the mono sampling time.

The PDM acquisition can be started by the START task, after the SAMPLE.PTR and SAMPLE.MAXCNT registers have been written. When starting the module, it will take some time for the filters to start outputting valid data. Transients from the PDM microphone itself may also occur. The first few samples (typically around 50) might hence contain invalid values or transients. It is therefore advised to discard the first few samples after a PDM start.

As soon as the STARTED event is received, the firmware can write the next SAMPLE.PTR value (this register is double-buffered), to ensure continuous operation.



When the buffer in RAM is filled with samples, an END event is triggered. The firmware can start processing the data in the buffer. Meanwhile, the PDM module starts acquiring data into the new buffer pointed to by SAMPLE.PTR, and sends a new STARTED event, so that the firmware can update SAMPLE.PTR to the next buffer address.

7.22.6 Hardware example

PDM can be configured with a single microphone (mono), or with two microphones.

When a single microphone is used, connect the microphone clock to CLK, and data to DIN.




Figure 103: Example of a single PDM microphone, wired as left




Figure 104: Example of a single PDM microphone, wired as right

Note that in a single microphone (mono) configuration, depending on the microphone's implementation, either the left or the right channel (sampled at falling or rising CLK edge respectively) will contain reliable data.

If two microphones are used, one of them has to be set as left, the other as right (L/R pin tied high or to GND on the respective microphone). It is strongly recommended to use two microphones of exactly the same brand and type so that their timings in left and right operation match.




Figure 105: Example of two PDM microphones

7.22.7 Pin configuration

The CLK and DIN signals associated to the PDM module are mapped to physical pins according to the configuration specified in the PSEL.CLK and PSEL.DIN registers respectively. If the CONNECT field in any PSEL register is set to Disconnected, the associated PDM module signal will not be connected to the required physical pins, and will not operate properly.

The PSEL.CLK and PSEL.DIN registers and their configurations are only used as long as the PDM module is enabled, and retained only as long as the device is in System ON mode. See POWER — Power control on page 43 for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register.

To ensure correct behavior in the PDM module, the pins used by the PDM module must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 342

NORDIC

before enabling the PDM module. This is to ensure that the pins used by the PDM module are driven correctly if the PDM module itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the PDM module is supposed to be connected to an external PDM circuit.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

PDM signal	PDM pin	Direction	Output value	Comment
CLK	As specified in PSEL.CLK	Output	0	
DIN	As specified in PSEL.DIN	Input	Not applicable	

Table 107: GPIO configuration before enabling peripheral

7.22.8 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0×50026000		PDM0 : S PDM0 : NS			Pulse density modulation	
APPLICATI	x50026000 APPLICATION PDM		US	SA	(digital microphone)	
0x40026000					interface	

Table 108: Instances

Register	Offset	Security	Description
TASKS_START	0x000		Starts continuous PDM transfer
TASKS_STOP	0x004		Stops PDM transfer
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP
EVENTS_STARTED	0x100		PDM transfer has started
EVENTS_STOPPED	0x104		PDM transfer has finished
EVENTS_END	0x108		The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last
			sample after a STOP task has been received) to Data RAM
PUBLISH_STARTED	0x180		Publish configuration for event STARTED
PUBLISH_STOPPED	0x184		Publish configuration for event STOPPED
PUBLISH_END	0x188		Publish configuration for event END
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ENABLE	0x500		PDM module enable register
PDMCLKCTRL	0x504		PDM clock generator control
MODE	0x508		Defines the routing of the connected PDM microphones' signals
GAINL	0x518		Left output gain adjustment
GAINR	0x51C		Right output gain adjustment
RATIO	0x520		Selects the ratio between PDM_CLK and output sample rate. Change PDMCLKCTRL
			accordingly.
PSEL.CLK	0x540		Pin number configuration for PDM CLK signal
PSEL.DIN	0x544		Pin number configuration for PDM DIN signal
MCLKCONFIG	0x54C		Master clock generator configuration
SAMPLE.PTR	0x560		RAM address pointer to write samples to with EasyDMA
SAMPLE.MAXCNT	0x564		Number of samples to allocate memory for in EasyDMA mode


Table 109: Register overview



7.22.8.1 TASKS_START

Address offset: 0x000

Starts continuous PDM transfer



7.22.8.2 TASKS_STOP

Address offset: 0x004 Stops PDM transfer

Bit n	umber			31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_STOP			Stops PDM transfer
			Trigger	1	Trigger task

7.22.8.3 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.22.8.4 SUBSCRIBE_STOP

Address offset: 0x084

Subscribe configuration for task STOP

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID				В	A A A A A A	Α
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID						
Α	RW	CHIDX		[2550]	DPPI channel that task STOP will subscribe to	
В	RW	EN				
			Disabled	0	Disable subscription	
			Enabled	1	Enable subscription	






7.22.8.5 EVENTS_STARTED

Address offset: 0x100


PDM transfer has started



7.22.8.6 EVENTS STOPPED

Address offset: 0x104


PDM transfer has finished



7.22.8.7 EVENTS_END

Address offset: 0x108

The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM




7.22.8.8 PUBLISH_STARTED

Address offset: 0x180

Publish configuration for event STARTED





7.22.8.9 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event STOPPED

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event STOPPED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.22.8.10 PUBLISH_END

Address offset: 0x188


Publish configuration for event END

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID				В	A A A A A A	Α
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID						
Α	RW	CHIDX		[2550]	DPPI channel that event END will publish to.	
В	RW	EN				
			Disabled	0	Disable publishing	
			Enabled	1	Enable publishing	

7.22.8.11 INTEN

Address offset: 0x300

Enable or disable interrupt







Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		СВА
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
C RW END		Enable or disable interrupt for event END
Disabled	0	Disable
Enabled	1	Enable

7.22.8.12 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	STARTED			Write '1' to enable interrupt for event STARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	END			Write '1' to enable interrupt for event END
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.22.8.13 INTENCLR

Address offset: 0x308

Disable interrupt


Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	STARTED			Write '1' to disable interrupt for event STARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled



7.22.8.14 ENABLE

Address offset: 0x500


PDM module enable register



7.22.8.15 PDMCLKCTRL

Address offset: 0x504

PDM clock generator control



7.22.8.16 MODE

Address offset: 0x508

Defines the routing of the connected PDM microphones' signals



Bit n	umber			31	30	29 2	8 2	7 26	25	24 2	23	22 2	21 2	20 1:	9 1	8 1 ⁻	7 1	5 15	5 14	13	12	11 :	10 9	9 8	7	6	5	4	3	2	1 0
ID																															ВА
Rese	t 0x000	00000		0	0	0 () (0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 0
ID											De																				
Α	RW	OPERATION									Mo	ono	or	ster	eo	оре	erat	ion													
			Stereo	0						:	Sar	mple	e a	nd s	tor	e o	ne	paiı	(le	ft +	rig	ht)	of 1	6-b	t sa	amp	oles	;			
										-	pe	r RA	М	wor	d F	k=[3	1:1	6];	L=[15:	0]										
			Mono	1						:	Sar	mple	e a	nd s	tor	e tv	vo	suc	ces	sive	lef	t sa	mpl	es (16	bits	5				
										•	ea	ch) Į	per	RAI	M١	vor	d L	1=[3	31:	16];	LO:	[15	:0]								
В	RW	EDGE								1	De	fine	s o	n wl	hic	h Pl	DM	_Cl	.К є	dge	let	t (o	r m	ono) is	san	npl	ed			
			LeftFalling	0							Lef	ft (o	r m	ono) is	sa	mp	led	on	fall	ing	edg	e of	PD	Μ_	CLK	(
			LeftRising	1							Lef	ft (o	r m	ono) is	sa	mp	led	on	risi	ng e	edge	e of	PDI	M_	CLK					

7.22.8.17 GAINL

Address offset: 0x518

Left output gain adjustment


Bit r	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A
Reset 0x00000028				0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	GAINL			Left output gain adjustment, in 0.5 dB steps, around the
					default module gain (see electrical parameters)
					0x00 -20 dB gain adjust
					0x01 -19.5 dB gain adjust
					()
					0x27 -0.5 dB gain adjust
					0x28 0 dB gain adjust
					0x29 +0.5 dB gain adjust
					()
					0x4F +19.5 dB gain adjust
					0x50 +20 dB gain adjust
			MinGain	0x00	-20 dB gain adjustment (minimum)
			DefaultGain	0x28	0 dB gain adjustment
			MaxGain	0x50	+20 dB gain adjustment (maximum)

7.22.8.18 GAINR

Address offset: 0x51C

Right output gain adjustment






7.22.8.19 RATIO

Address offset: 0x520


Selects the ratio between PDM CLK and output sample rate. Change PDMCLKCTRL accordingly.



7.22.8.20 PSEL.CLK

Address offset: 0x540

Pin number configuration for PDM CLK signal




7.22.8.21 PSEL.DIN

Address offset: 0x544

Pin number configuration for PDM DIN signal






7.22.8.22 MCLKCONFIG

Address offset: 0x54C


Master clock generator configuration



7.22.8.23 SAMPLE.PTR

Address offset: 0x560

RAM address pointer to write samples to with EasyDMA




Note: See the memory chapter for details about which memories are available for EasyDMA.

7.22.8.24 SAMPLE.MAXCNT

Address offset: 0x564

Number of samples to allocate memory for in EasyDMA mode







7.22.9 Electrical specification

7.22.9.1 PDM Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
f _{PDM,CLK,64}	PDM clock speed. PDMCLKCTRL = Default (Setting needed		1.032		MHz
	for 16 MHz sample frequency @ RATIO = Ratio64)				
f _{PDM,CLK,80}	PDM clock speed. PDMCLKCTRL = 1280K (Setting needed		1.280		MHz
	for 16 MHz sample frequency @ RATIO = Ratio80)				
t _{PDM,JITTER}	Jitter in PDM clock output			20	ns
T _{dPDM,CLK}	PDM clock duty cycle	40	50	60	%
t _{PDM,DATA}	Decimation filter delay			5	ms
t _{PDM,cv}	Allowed clock edge to data valid			125	ns
t _{PDM,ci}	Allowed (other) clock edge to data invalid	0			ns
t _{PDM,s}	Data setup time at f _{PDM,CLK} = 1.024 MHz or 1.280 MHz	65			ns
t _{PDM,h}	Data hold time at $f_{PDM,CLK} = 1.024$ MHz or 1.280 MHz	0			ns
$G_{PDM,default}$	Default (reset) absolute gain of the PDM module		3.2		dB




Figure 106: PDM timing diagram

7.23 PWM — Pulse width modulation

The pulse width modulation (PWM) module enables the generation of pulse width modulated signals on GPIO. The module implements an up or up-and-down counter with four PWM channels that drive assigned GPIOs.

The following are the main features of a PWM module:

- Programmable PWM frequency
- Up to four PWM channels with individual polarity and duty cycle values
- Edge or center-aligned pulses across PWM channels
- Multiple duty cycle arrays (sequences) defined in RAM
- Autonomous and glitch-free update of duty cycle values directly from memory through EasyDMA (no CPU involvement)
- Change of polarity, duty cycle, and base frequency possibly on every PWM period
- RAM sequences can be repeated or connected into loops






Figure 107: PWM module

7.23.1 Wave counter

The wave counter is responsible for generating the pulses at a duty cycle that depends on the compare values, and at a frequency that depends on COUNTERTOP.

There is one common 15-bit counter with four compare channels. Thus, all four channels will share the same period (PWM frequency), but can have individual duty cycle and polarity. The polarity is set by a value read from RAM (see figure Decoder memory access modes on page 355). Whether the counter counts up, or up and down, is controlled by the MODE register.

The timer top value is controlled by the COUNTERTOP register. This register value, in conjunction with the selected PRESCALER of the PWM_CLK, will result in a given PWM period. A COUNTERTOP value smaller than the compare setting will result in a state where no PWM edges are generated. OUT[n] is held high, given that the polarity is set to FallingEdge. All compare registers are internal and can only be configured through decoder presented later. COUNTERTOP can be safely written at any time.

Sampling follows the START task. If DECODER.LOAD=WaveForm, the register value is ignored and taken from RAM instead (see section Decoder with EasyDMA on page 355 for more details). If DECODER.LOAD is anything else than the WaveForm, it is sampled following a STARTSEQ[n] task and when loading a new value from RAM during a sequence playback.

The following figure shows the counter operating in up mode (MODE=PWM_MODE_Up), with three PWM channels with the same frequency but different duty cycle:






Figure 108: PWM counter in up mode example - FallingEdge polarity

The counter is automatically reset to zero when COUNTERTOP is reached and OUT[n] will invert. OUT[n] is held low if the compare value is 0 and held high if set to COUNTERTOP, given that the polarity is set to FallingEdge. Counter running in up mode results in pulse widths that are edge-aligned. The following is the code for the counter in up mode example:

```
uint16_t pwm_seq[4] = {PWM_CH0_DUTY, PWM_CH1_DUTY, PWM CH2 DUTY, PWM CH3 DUTY};
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                        (PWM_PSEL_OUT_CONNECT_Connected <<
                                                PWM PSEL OUT CONNECT Pos);
NRF PWM0->PSEL.OUT[1] = (second pin << PWM PSEL OUT PIN Pos) |
                        (PWM PSEL OUT CONNECT Connected <<
                                                PWM PSEL OUT CONNECT Pos);
NRF PWM0->ENABLE
                   = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
NRF PWM0->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);
NRF PWM0->PRESCALER = (PWM_PRESCALER_PRESCALER_DIV_1 <<
                                                PWM PRESCALER PRESCALER Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
                     = (PWM LOOP CNT Disabled << PWM LOOP CNT Pos);
NRF PWM0->LOOP
NRF_PWM0->DECODER = (PWM_DECODER_LOAD_Individual << PWM_DECODER_LOAD_Pos) |
                     (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF PWM0->SEQ[0].PTR = ((uint32 t) (pwm seq) << PWM SEQ PTR PTR Pos);
NRF PWM0->SEQ[0].CNT = ((sizeof(pwm seq) / sizeof(uint16 t)) <<
                                                PWM SEQ CNT CNT Pos);
NRF_PWM0->SEQ[0].REFRESH = 0;
NRF PWM0->SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

When the counter is running in up mode, the following formula can be used to compute the PWM period and the step size:

```
PWM period: T_{PWM (Up)} = T_{PWM CLK} * COUNTERTOP
```



Step width/Resolution: $T_{\text{steps}} = T_{\text{PWM CLK}}$

The following figure shows the counter operating in up-and-down mode (MODE=PWM_MODE_UpAndDown), with two PWM channels with the same frequency but different duty cycle and output polarity:




Figure 109: PWM counter in up-and-down mode example

The counter starts decrementing to zero when COUNTERTOP is reached and will invert the OUT[n] when compare value is hit for the second time. This results in a set of pulses that are center-aligned. The following is the code for the counter in up-and-down mode example:

```
uint16 t pwm seq[4] = {PWM CH0 DUTY, PWM CH1 DUTY, PWM CH2 DUTY, PWM CH3 DUTY};
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                        (PWM PSEL OUT CONNECT Connected <<
                                                 PWM PSEL OUT CONNECT Pos);
NRF PWM0->PSEL.OUT[1] = (second pin << PWM PSEL OUT PIN Pos) |
                        (PWM PSEL OUT CONNECT Connected <<
                                                 PWM PSEL OUT CONNECT Pos);
NRF PWM0->ENABLE
                     = (PWM ENABLE ENABLE Enabled << PWM ENABLE ENABLE Pos);
NRF_PWM0->MODE
                     = (PWM_MODE_UPDOWN_UpAndDown << PWM_MODE_UPDOWN_Pos);</pre>
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                                 PWM PRESCALER PRESCALER Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
                = (PWM LOOP CNT Disabled << PWM LOOP CNT Pos);
NRF PWM0->LOOP
NRF PWM0->DECODER = (PWM DECODER LOAD Individual << PWM DECODER LOAD Pos) |
                     (PWM_DECODER_MODE_RefreshCount << PWM_DECODER_MODE_Pos);
NRF PWM0->SEQ[0].PTR = ((uint32 t) (pwm seq) << PWM SEQ PTR PTR Pos);
NRF_PWM0 -> SEQ[0].CNT = ((size of (pwm_seq) / size of (uint16_t)) << 
                                                 PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[0].REFRESH = 0;
NRF_PWM0->SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```




When the counter is running in up-and-down mode, the following formula can be used to compute the PWM period and the step size:

```
T_{PWM\,(Up\ And\ Down)} = T_{PWM\_CLK} * 2 * COUNTERTOP
Step width/Resolution: T_{steps} = T_{PWM\ CLK} * 2
```

7.23.2 Decoder with EasyDMA

The decoder uses EasyDMA to take PWM parameters stored in RAM and update the internal compare registers of the wave counter, based on the mode of operation.

PWM parameters are organized into a sequence containing at least one half word (16 bit). Its most significant bit[15] denotes the polarity of the OUT[n] while bit[14:0] is the 15-bit compare value.



The DECODER register controls how the RAM content is interpreted and loaded into the internal compare registers. The LOAD field controls if the RAM values are loaded to all compare channels, or to update a group or all channels with individual values. The following figure illustrates how parameters stored in RAM are organized and routed to various compare channels in different modes:




Figure 110: Decoder memory access modes

A special mode of operation is available when DECODER.LOAD is set to WaveForm. In this mode, up to three PWM channels can be enabled - OUT[0] to OUT[2]. In RAM, four values are loaded at a time: the first, second and third location are used to load the values, and the fourth RAM location is used to load



the COUNTERTOP register. This way one can have up to three PWM channels with a frequency base that changes on a per PWM period basis. This mode of operation is useful for arbitrary wave form generation in applications, such as LED lighting.

The register SEQ[n].REFRESH=N (one per sequence n=0 or 1) will instruct a new RAM stored pulse width value on every (N+1)th PWM period. Setting the register to zero will result in a new duty cycle update every PWM period, as long as the minimum PWM period is observed.

Note that registers SEQ[n].REFRESH and SEQ[n].ENDDELAY are ignored when DECODER.MODE=NextStep. The next value is loaded upon every received NEXTSTEP task.

SEQ[n].PTR is the pointer used to fetch COMPARE values from RAM. If the SEQ[n].PTR is not pointing to a RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions. After the SEQ[n].PTR is set to the desired RAM location, the SEQ[n].CNT register must be set to the number of 16-bit half words in the sequence. It is important to observe that the Grouped mode requires one half word per group, while the Single mode requires one half word per channel, thus increasing the RAM size occupation. If PWM generation is not running when the SEQSTART[n] task is triggered, the task will load the first value from RAM and then start the PWM generation. A SEQSTARTED[n] event is generated as soon as the EasyDMA has read the first PWM parameter from RAM and the wave counter has started executing it. When LOOP.CNT=0, sequence n=0 or 1 is played back once. After the last value in the sequence has been loaded and started executing, a SEQEND[n] event is generated. The PWM generation will then continue with the last loaded value. The following figure illustrates an example of a simple playback.




Figure 111: Simple sequence example



The following source code is used for configuration and timing details in a sequence where only sequence 0 is used and only run once with a new PWM duty cycle for each period.

```
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                          (PWM PSEL OUT CONNECT Connected <<
                                                    PWM PSEL OUT CONNECT Pos);
NRF_PWM0->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
NRF_PWM0->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);</pre>
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                                    PWM PRESCALER PRESCALER Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
NRF_PWM0->LOOP = (PWM_LOOP_CNT_Disabled << PWM_LOOP_CNT_Pos);
NRF_PWM0->DECODER = (PWM_DECODER_LOAD_Common << PWM_DECODER_LOAD_Pos) |
                       (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF_PWM0->SEQ[0].PTR = ((uint32_t)(seq0_ram) << PWM_SEQ_PTR_PTR_Pos);</pre>
NRF PWM0->SEQ[0].CNT = ((sizeof(seq0 ram) / sizeof(uint16 t)) <<
                                                    PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[0].REFRESH = 0;
NRF PWM0->SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

To completely stop the PWM generation and force the associated pins to a defined state, a STOP task can be triggered at any time. A STOPPED event is generated when the PWM generation has stopped at the end of the currently running PWM period, and the pins go into their idle state as defined in GPIO OUT register. PWM generation can then only be restarted through a SEQSTART[n] task. SEQSTART[n] will resume PWM generation after having loaded the first value from the RAM buffer defined in the SEQ[n].PTR register.

The following table indicates when specific registers get sampled by the hardware. Care should be taken when updating these registers to avoid that values are applied earlier than expected.



Register	Taken into account by hardware	Recommended (safe) update
SEQ[n].PTR	When sending the SEQSTART[n] task	After having received the SEQSTARTED[n] event
SEQ[n].CNT	When sending the SEQSTART[n] task	After having received the SEQSTARTED[n] event
SEQ[0].ENDDELAY	When sending the SEQSTART[0] task	Before starting sequence [0] through a SEQSTART[0] task
	Every time a new value from sequence [0] has been loaded from	When no more value from sequence [0] gets loaded from RAM
	RAM and gets applied to the Wave Counter (indicated by the	(indicated by the SEQEND[0] event)
	PWMPERIODEND event)	At any time during sequence [1] (which starts when the
		SEQSTARTED[1] event is generated)
SEQ[1].ENDDELAY	When sending the SEQSTART[1] task	Before starting sequence [1] through a SEQSTART[1] task
	Every time a new value from sequence [1] has been loaded from	When no more value from sequence [1] gets loaded from RAM
	RAM and gets applied to the Wave Counter (indicated by the	(indicated by the SEQEND[1] event)
	PWMPERIODEND event)	At any time during sequence [0] (which starts when the
		SEQSTARTED[0] event is generated)
SEQ[0].REFRESH	When sending the SEQSTART[0] task	Before starting sequence [0] through a SEQSTART[0] task
	Every time a new value from sequence [0] has been loaded from	At any time during sequence [1] (which starts when the
	RAM and gets applied to the Wave Counter (indicated by the	SEQSTARTED[1] event is generated)
	PWMPERIODEND event)	
SEQ[1].REFRESH	When sending the SEQSTART[1] task	Before starting sequence [1] through a SEQSTART[1] task
	Every time a new value from sequence [1] has been loaded from	At any time during sequence [0] (which starts when the
	RAM and gets applied to the Wave Counter (indicated by the	SEQSTARTED[0] event is generated)
	PWMPERIODEND event)	
COUNTERTOP	In DECODER.LOAD=WaveForm: this register is ignored.	Before starting PWM generation through a SEQSTART[n] task
	In all other LOAD modes: at the end of current PWM period	After a STOP task has been triggered, and the STOPPED event has
	(indicated by the PWMPERIODEND event)	been received.
MODE	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
DECODER	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
PRESCALER	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
LOOP	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
PSEL.OUT[n]	Immediately	Before enabling the PWM instance through the ENABLE register

Table 110: When to safely update PWM registers

Note: SEQ[n].REFRESH and SEQ[n].ENDDELAY are ignored at the end of a complex sequence, indicated by a LOOPSDONE event. The reason for this is that the last value loaded from RAM is maintained until further action from software (restarting a new sequence, or stopping PWM generation).

The following figure shows a more complex example using the register LOOP on page 373.



Figure 112: Example using two sequences

In this case, an automated playback takes place, consisting of SEQ[0], delay 0, SEQ[1], delay 1, then again SEQ[0], etc. The user can choose to start a complex playback with SEQ[0] or SEQ[1] through sending the SEQSTART[0] or SEQSTART[1] task. The complex playback always ends with delay 1.

The two sequences 0 and 1 are defined by the addresses of value tables in RAM (pointed to by SEQ[n].PTR) and the buffer size (SEQ[n].CNT). The rate at which a new value is loaded is defined individually for each sequence by SEQ[n].REFRESH. The chaining of sequence 1 following the sequence 0 is implicit, the LOOP.CNT register allows the chaining of sequence 1 to sequence 0 for a determined number of times. In other words, it allows to repeat a complex sequence a number of times in a fully automated way.

In the following code example, sequence 0 is defined with SEQ[0].REFRESH set to 1, meaning that a new PWM duty cycle is pushed every second PWM period. This complex sequence is started with the SEQSTART[0] task, so SEQ[0] is played first. Since SEQ[0].ENDDELAY=1 there will be one PWM period delay between last period on sequence 0 and the first period on sequence 1. Since SEQ[1].ENDDELAY=0 there is no delay 1, so SEQ[0] would be started immediately after the end of SEQ[1]. However, as LOOP.CNT is



1, the playback stops after having played SEQ[1] only once, and both SEQEND[1] and LOOPSDONE are generated (their order is not guaranteed in this case).

```
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                         (PWM PSEL OUT CONNECT Connected <<
                                                   PWM PSEL OUT CONNECT Pos);
NRF_PWM0->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
NRF_PWM0->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);</pre>
NRF_PWM0->PRESCALER = (PWM_PRESCALER_PRESCALER DIV 1 <<
                                                    PWM PRESCALER PRESCALER Pos);
NRF_PWM0->COUNTERTOP = (16000 << PWM_COUNTERTOP_COUNTERTOP_Pos); //1 msec
NRF_PWM0->LOOP = (1 << PWM_LOOP_CNT_Pos);</pre>
NRF_PWM0->DECODER = (PWM_DECODER_LOAD_Common << PWM_DECODER_LOAD_Pos) |
                       (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF_PWM0->SEQ[0].PTR = ((uint32_t)(seq0_ram) << PWM_SEQ_PTR_PTR_Pos);</pre>
NRF PWM0->SEQ[0].CNT = ((sizeof(seq0 ram) / sizeof(uint16 t)) <<
                                                    PWM SEQ CNT CNT Pos);
NRF_PWM0->SEQ[0].REFRESH = 1;
NRF PWM0->SEQ[0].ENDDELAY = 1;
NRF PWM0->SEQ[1].PTR = ((uint32 t)(seq1 ram) << PWM SEQ PTR PTR Pos);
NRF_PWM0->SEQ[1].CNT = ((sizeof(seq1_ram) / sizeof(uint16_t)) <<
                                                   PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[1].REFRESH = 0;
NRF PWM0->SEQ[1].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

The decoder can also be configured to asynchronously load new PWM duty cycle. If the DECODER.MODE register is set to NextStep, then the NEXTSTEP task will cause an update of internal compare registers on the next PWM period.

The following figures provide an overview of each part of an arbitrary sequence, in various modes (LOOP.CNT=0 and LOOP.CNT>0). In particular, the following are represented:

- Initial and final duty cycle on the PWM output(s)
- Chaining of SEQ[0] and SEQ[1] if LOOP.CNT>0
- Influence of registers on the sequence
- Events generated during a sequence
- DMA activity (loading of next value and applying it to the output(s))






Figure 113: Single shot (LOOP.CNT=0)

Note: The single-shot example also applies to SEQ[1]. Only SEQ[0] is represented for simplicity.




Figure 114: Complex sequence (LOOP.CNT>0) starting with SEQ[0]






Figure 115: Complex sequence (LOOP.CNT>0) starting with SEQ[1]

Note: If a sequence is in use in a simple or complex sequence, it must have a length of SEQ[n].CNT > 0.

This example shows how the PWM module can be configured to repeat a single sequence until stopped.

```
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                        (PWM PSEL OUT CONNECT Connected <<
                                                 PWM PSEL OUT CONNECT Pos);
NRF PWM0->ENABLE
                      = (PWM ENABLE ENABLE Enabled << PWM ENABLE ENABLE Pos);
                      = (PWM MODE UPDOWN Up << PWM MODE UPDOWN Pos);
NRF PWM0->MODE
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                                 PWM_PRESCALER_PRESCALER_Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
// Enable the shortcut from LOOPSDONE event to SEQSTART1 task for infinite loop
                     = (PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled <<
NRF PWM0->SHORTS
                                          PWM SHORTS LOOPSDONE SEQSTART1 Pos);
// LOOP CNT must be greater than 0 for the LOOPSDONE event to trigger and enable looping
NRF PWM0->LOOP
                      = (1 << PWM_LOOP_CNT_Pos);
NRF PWM0->DECODER
                      = (PWM DECODER LOAD Common << PWM DECODER LOAD Pos) |
                      (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
// To repeat a single sequence until stopped, it must be configured in SEQ[1]
NRF PWM0->SEQ[1].PTR = ((uint32 t)(seq0 ram) << PWM SEQ PTR PTR Pos);
NRF PWM0->SEQ[1].CNT = ((sizeof(seq0_ram) / sizeof(uint16_t)) <<
                                                 PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[1].REFRESH = 0;
NRF PWM0->SEQ[1].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[1] = 1;
```



7.23.3 Limitations

The previous compare value is repeated if the PWM period is shorter than the time it takes for the EasyDMA to retrieve from RAM and update the internal compare registers. This is to ensure a glitch-free operation even for very short PWM periods.

Only SEQ[1] can trigger the LOOPSDONE event upon completion, not SEQ[0]. This requires looping to be enabled (LOOP > 0) and SEQ[1].CNT > 0 when sequence playback starts.

7.23.4 Pin configuration

The OUT[n] (n=0..3) signals associated with each PWM channel are mapped to physical pins according to the configuration of PSEL.OUT[n] registers. If PSEL.OUT[n].CONNECT is set to Disconnected, the associated PWM module signal will not be connected to any physical pins.

The PSEL.OUT[n] registers and their configurations are used as long as the PWM module is enabled and the PWM generation active (wave counter started). They are retained only as long as the device is in System ON mode (see the POWER section for more information about power modes).

To ensure correct behavior in the PWM module, the pins that are used must be configured in the GPIO peripheral in the following way before the PWM module is enabled:

PWM signal	PWM pin	Direction	Output value	Comment
OUT[n]	As specified in PSEL.OUT[n]	Output	0	Idle state defined in GPIO OUT
	(n=03)			register

Table 111: Recommended GPIO configuration before starting PWM generation

The idle state of a pin is defined by the OUT register in the GPIO module, to ensure that the pins used by the PWM module are driven correctly. If PWM generation is stopped by triggering a STOP task, the PWM module itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected pins (I/Os) for as long as the PWM module is supposed to be connected to an external PWM circuit.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

7.23.5 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50021000	ON PWM	PWM0:S	US	SA	Pulse width modulation	
0x40021000	ON PWW	PWM0 : NS	03	ЗА	unit 0	
0x50022000	ON PWM	PWM1:S	US	SA	Pulse width modulation	
0x40022000	ON PWW	PWM1: NS	03	эА	unit 1	
0x50023000	ON PWM	PWM2:S	US	SA	Pulse width modulation	
0x40023000	ON PWW	PWM2 : NS	03	ЗА	unit 2	
0x50024000	ON DIAMA	PWM3:S	LIC	C A	Pulse width modulation	
0x40024000	APPLICATION PWM		US SA		unit 3	

Table 112: Instances

Register	Offset	Security	Description
TASKS_STOP	0x004	Stops PWM pulse generation on all channels at the end of current PWM period,	
			stops sequence playback




Register	Offset	Security	Description
TASKS_SEQSTART[n]	0x008		Loads the first PWM value on all enabled channels from sequence n, and starts playing
			that sequence at the rate defined in SEQ[n]REFRESH and/or DECODER.MODE. Causes
			PWM generation to start if not running.
TASKS_NEXTSTEP	0x010		Steps by one value in the current sequence on all enabled channels if
			DECODER.MODE=NextStep. Does not cause PWM generation to start if not running.
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP
UBSCRIBE_SEQSTART[n]	0x088		Subscribe configuration for task SEQSTART[n]
SUBSCRIBE_NEXTSTEP	0x090		Subscribe configuration for task NEXTSTEP
EVENTS_STOPPED	0x104		Response to STOP task, emitted when PWM pulses are no longer generated
VENTS_SEQSTARTED[n]	0x108		First PWM period started on sequence n
EVENTS_SEQEND[n]	0x110		Emitted at end of every sequence n, when last value from RAM has been applied to
			wave counter
VENTS_PWMPERIODEND	0x118		Emitted at the end of each PWM period
VENTS_LOOPSDONE	0x11C		Concatenated sequences have been played the amount of times defined in LOOP.CNT
UBLISH_STOPPED	0x184		Publish configuration for event STOPPED
UBLISH_SEQSTARTED[n]	0x188		Publish configuration for event SEQSTARTED[n]
UBLISH_SEQEND[n]	0x190		Publish configuration for event SEQEND[n]
UBLISH_PWMPERIODEND	0x198		Publish configuration for event PWMPERIODEND
UBLISH_LOOPSDONE	0x19C		Publish configuration for event LOOPSDONE
HORTS	0x200		Shortcuts between local events and tasks
NTEN	0x300		Enable or disable interrupt
NTENSET	0x304		Enable interrupt
NTENCLR	0x308		Disable interrupt
NABLE	0x500		PWM module enable register
MODE	0x504		Selects operating mode of the wave counter
COUNTERTOP	0x508		Value up to which the pulse generator counter counts
PRESCALER	0x50C		Configuration for PWM_CLK
DECODER	0x510		Configuration of the decoder
OOP	0x514		Number of playbacks of a loop
EQ[n].PTR	0x520		Beginning address in RAM of this sequence
EQ[n].CNT	0x524		Number of values (duty cycles) in this sequence
EQ[n].REFRESH	0x528		Number of additional PWM periods between samples loaded into compare register
EQ[n].ENDDELAY	0x52C		Time added after the sequence
PSEL.OUT[n]	0x560		Output pin select for PWM channel n

Table 113: Register overview

7.23.5.1 TASKS_STOP

Address offset: 0x004

Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence playback






7.23.5.2 TASKS_SEQSTART[n] (n=0..1)

Address offset: $0x008 + (n \times 0x4)$


Loads the first PWM value on all enabled channels from sequence n, and starts playing that sequence at the rate defined in SEQ[n]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running.



7.23.5.3 TASKS NEXTSTEP

Address offset: 0x010


Steps by one value in the current sequence on all enabled channels if DECODER.MODE=NextStep. Does not cause PWM generation to start if not running.



7.23.5.4 SUBSCRIBE STOP

Address offset: 0x084

Subscribe configuration for task STOP




7.23.5.5 SUBSCRIBE_SEQSTART[n] (n=0..1)

Address offset: $0x088 + (n \times 0x4)$

Subscribe configuration for task SEQSTART[n]






7.23.5.6 SUBSCRIBE NEXTSTEP

Address offset: 0x090


Subscribe configuration for task NEXTSTEP



7.23.5.7 EVENTS STOPPED

Address offset: 0x104


Response to STOP task, emitted when PWM pulses are no longer generated



7.23.5.8 EVENTS_SEQSTARTED[n] (n=0..1)

Address offset: $0x108 + (n \times 0x4)$

First PWM period started on sequence n






7.23.5.9 EVENTS_SEQEND[n] (n=0..1)

Address offset: $0x110 + (n \times 0x4)$


Emitted at end of every sequence n, when last value from RAM has been applied to wave counter



7.23.5.10 EVENTS_PWMPERIODEND

Address offset: 0x118

Emitted at the end of each PWM period




7.23.5.11 EVENTS_LOOPSDONE

Address offset: 0x11C

Concatenated sequences have been played the amount of times defined in LOOP.CNT

This event triggers after the last SEQ[1] completion of the loop, and only if looping was enabled (LOOP > 0) when the sequence playback was started.




7.23.5.12 PUBLISH STOPPED

Address offset: 0x184

Publish configuration for event STOPPED






7.23.5.13 PUBLISH_SEQSTARTED[n] (n=0..1)

Address offset: $0x188 + (n \times 0x4)$

Publish configuration for event SEQSTARTED[n]



7.23.5.14 PUBLISH_SEQEND[n] (n=0..1)

Address offset: $0x190 + (n \times 0x4)$


Publish configuration for event SEQEND[n]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				В	АААААА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that event SEQEND[n] will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.23.5.15 PUBLISH_PWMPERIODEND

Address offset: 0x198

Publish configuration for event PWMPERIODEND








7.23.5.16 PUBLISH_LOOPSDONE

Address offset: 0x19C

Publish configuration for event LOOPSDONE

This event triggers after the last SEQ[1] completion of the loop, and only if looping was enabled (LOOP > 0) when the sequence playback was started.



7.23.5.17 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit r	number			31	30 2	29 2	8 2	7 26	25 2	24 2	23	22	21	20	19	18 1	7 1	6 15	14	13	12	11 1	0 9	8	7	6 !	5 4	3	2	1 (0
ID																											Е	D	С	В	Α
Res	et 0x000	00000		0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0 (0 0	0	0	0	0
ID											De:																				
Α	RW	SEQENDO_STOP								9	Sho	orto	cut	bet	we	en	eve	nt SI	EQE	ND	[0]	and	tas	k ST	OP						
			Disabled	0						[Dis	abl	e s	hor	tcu	ıt															
			Enabled	1						E	Ena	able	e sh	nort	tcu	t															
В	RW	SEQEND1_STOP								9	Sho	orto	cut	bet	we	en	eve	nt SI	EQE	ND	[1]	and	tas	k ST	OP						
			Disabled	0						[Dis	abl	e s	hor	tcu	ıt															
			Enabled	1						E	Ena	able	e sł	nort	tcu	t															
С	RW	LOOPSDONE_SEQSTAR	то							9	Sho	orto	cut	bet	we	en	eve	nt Lo	OO	SD	ON	E an	d ta	ısk							
										9	SEC	QST	AR	T[0]																
			Disabled	0						[Dis	abl	e s	hor	tcu	ıt															
			Enabled	1						1	Ena	able	e sh	nort	tcu	t															
D	RW	LOOPSDONE_SEQSTAR	Τ:							9	Sho	orto	cut	bet	we	en	eve	nt Lo	OO	PSD	ON	E an	d ta	sk							
										9	SEC	QST	AR	T[1]																
			Disabled	0						[Dis	abl	e s	hor	tcu	ıt															
			Enabled	1						E	Ena	able	e sh	nort	tcu	t															
Е	RW	LOOPSDONE_STOP								9	Sho	orto	cut	bet	we	en	eve	nt Lo	OO	SD	ON	E an	d ta	ısk S	то)					
			Disabled	0						[Dis	abl	e s	hor	tcu	ıt															
			Enabled	1						E	Ena	able	e sh	nort	tcu	t															

7.23.5.18 INTEN

Address offset: 0x300

Enable or disable interrupt



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					HGFEDCB
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
В	RW	STOPPED			Enable or disable interrupt for event STOPPED
			Disabled	0	Disable
			Enabled	1	Enable
C-D	RW	SEQSTARTED[i] (i=01)			Enable or disable interrupt for event SEQSTARTED[i]
			Disabled	0	Disable
			Enabled	1	Enable
E-F	RW	SEQEND[i] (i=01)			Enable or disable interrupt for event SEQEND[i]
			Disabled	0	Disable
			Enabled	1	Enable
G	RW	PWMPERIODEND			Enable or disable interrupt for event PWMPERIODEND
			Disabled	0	Disable
			Enabled	1	Enable
Н	RW	LOOPSDONE			Enable or disable interrupt for event LOOPSDONE
					This event triggers after the last SEQ[1] completion of the
					loop, and only if looping was enabled (LOOP > 0) when the
					sequence playback was started.
			Disabled	0	Disable
			Enabled	1	Enable

7.23.5.19 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					HGFEDCB
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
В	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
C-D	RW	SEQSTARTED[i] (i=01)			Write '1' to enable interrupt for event SEQSTARTED[i]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E-F	RW	SEQEND[i] (i=01)			Write '1' to enable interrupt for event SEQEND[i]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	PWMPERIODEND			Write '1' to enable interrupt for event PWMPERIODEND
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	LOOPSDONE			Write '1' to enable interrupt for event LOOPSDONE
					This event triggers after the last SEQ[1] completion of the
					loop, and only if looping was enabled (LOOP > 0) when the
					sequence playback was started.
			Set	1	Enable



Bit number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			HGFEDCB
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

7.23.5.20 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					HGFEDCB
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
В	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
C-D	RW	SEQSTARTED[i] (i=01)			Write '1' to disable interrupt for event SEQSTARTED[i]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E-F	RW	SEQEND[i] (i=01)			Write '1' to disable interrupt for event SEQEND[i]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	PWMPERIODEND			Write '1' to disable interrupt for event PWMPERIODEND
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	LOOPSDONE			Write '1' to disable interrupt for event LOOPSDONE
					This event triggers after the last SEQ[1] completion of the
					loop, and only if looping was enabled (LOOP > 0) when the
					sequence playback was started.
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.23.5.21 ENABLE

Address offset: 0x500

PWM module enable register

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	ENABLE			Enable or disable PWM module
			Disabled	0	Disabled
			Enabled	1	Enable






7.23.5.22 MODE

Address offset: 0x504


Selects operating mode of the wave counter



7.23.5.23 COUNTERTOP

Address offset: 0x508


Value up to which the pulse generator counter counts



7.23.5.24 PRESCALER

Address offset: 0x50C

Configuration for PWM_CLK



7.23.5.25 DECODER

Address offset: 0x510

Configuration of the decoder




Bit r	number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A A
Res	et 0x000	000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	LOAD			How a sequence is read from RAM and spread to the
					compare register
			Common	0	1st half word (16-bit) used in all PWM channels 03
			Grouped	1	1st half word (16-bit) used in channel 01; 2nd word in
					channel 23
			Individual	2	1st half word (16-bit) in ch.0; 2nd in ch.1;; 4th in ch.3
			WaveForm	3	1st half word (16-bit) in ch.0; 2nd in ch.1;; 4th in
					COUNTERTOP
В	RW	MODE			Selects source for advancing the active sequence
			RefreshCount	0	SEQ[n].REFRESH is used to determine loading internal
					compare registers
			NextStep	1	NEXTSTEP task causes a new value to be loaded to internal
					compare registers

7.23.5.26 LOOP

Address offset: 0x514

Number of playbacks of a loop



7.23.5.27 SEQ[n].PTR (n=0..1)

Address offset: $0x520 + (n \times 0x20)$

Beginning address in RAM of this sequence




Note: See the memory chapter for details about which memories are available for EasyDMA.

7.23.5.28 SEQ[n].CNT (n=0..1)

Address offset: $0x524 + (n \times 0x20)$

Number of values (duty cycles) in this sequence





7.23.5.29 SEQ[n].REFRESH (n=0..1)


Address offset: $0x528 + (n \times 0x20)$

Number of additional PWM periods between samples loaded into compare register

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	CNT			Number of additional PWM periods between samples
					loaded into compare register (load every REFRESH.CNT+1
					PWM periods)
			Continuous	0	Update every PWM period

7.23.5.30 SEQ[n].ENDDELAY (n=0..1)


Address offset: $0x52C + (n \times 0x20)$ Time added after the sequence



7.23.5.31 PSEL.OUT[n] (n=0..3)


Address offset: $0x560 + (n \times 0x4)$

Output pin select for PWM channel n



7.24 QDEC — Quadrature decoder

The Quadrature decoder (QDEC) provides buffered decoding of quadrature-encoded sensor signals. It is suitable for mechanical and optical sensors.





The sample period and accumulation are configurable to match application requirements. The QDEC provides the following:

- Decoding of digital waveform from off-chip quadrature encoder.
- Sample accumulation eliminating hard real-time requirements to be enforced on application.
- Optional input de-bounce filters.
- Optional LED output signal for optical encoders.




Figure 116: Quadrature decoder configuration

7.24.1 Sampling and decoding

The QDEC decodes the output from an incremental motion encoder by sampling the QDEC phase input pins (A and B).

The off-chip quadrature encoder is an incremental motion encoder outputting two waveforms, phase A and phase B. The two output waveforms are always 90 degrees out of phase, meaning that one always changes level before the other. The direction of movement is indicated by the waveform that changes level first. Invalid transitions may occur, meaning the two waveforms simultaneously switch. This may occur if the wheel rotates too fast relative to the sample rate set for the decoder.

The QDEC decodes the output from the off-chip encoder by sampling the QDEC phase input pins (A and B) at a fixed rate as specified in the SAMPLEPER register.

If the SAMPLEPER value needs to be changed, the QDEC shall be stopped using the STOP task. SAMPLEPER can be then changed upon receiving the STOPPED event, and QDEC can be restarted using the START task. Failing to do so may result in unpredictable behavior.



It is good practice to only change registers LEDPOL, REPORTPER, DBFEN, and LEDPRE when the QDEC is stopped.

When started, the decoder continuously samples the two input waveforms and decodes these by comparing the current sample pair (n) with the previous sample pair (n-1).

The decoding of the sample pairs is described in the table below.

	revious Current ample pair(n samples			SAMPLE register	ACC operation	ACCDBL operation	Description
- 1)		pair(n)				
Α	В	Α	В				
0	0	0	0	0	No change	No change	No movement
0	0	0	1	1	Increment	No change	Movement in positive direction
0	0	1	0	-1	Decrement	No change	Movement in negative direction
0	0	1	1	2	No change	Increment	Error: Double transition
0	1	0	0	-1	Decrement	No change	Movement in negative direction
0	1	0	1	0	No change	No change	No movement
0	1	1	0	2	No change	Increment	Error: Double transition
0	1	1	1	1	Increment	No change	Movement in positive direction
1	0	0	0	1	Increment	No change	Movement in positive direction
1	0	0	1	2	No change	Increment	Error: Double transition
1	0	1	0	0	No change	No change	No movement
1	0	1	1	-1	Decrement	No change	Movement in negative direction
1	1	0	0	2	No change	Increment	Error: Double transition
1	1	0	1	-1	Decrement	No change	Movement in negative direction
1	1	1	0	1	Increment	No change	Movement in positive direction
1	1	1	1	0	No change	No change	No movement

Table 114: Sampled value encoding

7.24.2 LED output

The LED output follows the sample period. The LED is switched on for a set period before sampling and then switched off immediately after. The period the LED is switched on before sampling is given in the LEDPRE register.

The LED output pin polarity is specified in the LEDPOL register.

When using off-chip mechanical encoders not requiring an LED, the LED output can be disabled by writing value 'Disconnected' to the CONNECT field of the PSEL.LED register. In this case, the QDEC will not acquire access to a pin for the LED output.

7.24.3 Debounce filters

Each of the two-phase inputs have digital debounce filters.

When enabled through the DBFEN register, the filter inputs are sampled at a fixed 1 MHz frequency during the entire sample period (which is specified in the SAMPLEPER register). The filters require all of the samples within this sample period to equal before the input signal is accepted and transferred to the output of the filter.

As a result, only input signal with a steady state longer than twice the period specified in SAMPLEPER are guaranteed to pass through the filter. Any signal with a steady state shorter than SAMPLEPER will always be suppressed by the filter. It is assumed that the frequency during the debounce period never exceeds 500 kHz (as required by the Nyquist theorem when using a 1 MHz sample frequency).

The LED will always be ON when the debounce filters are enabled, as the inputs in this case will be sampled continuously.

NORDIC*
SEMICONDUCTOR

When the debounce filters are enabled, displacements reported by the QDEC peripheral are delayed by one SAMPLEPER period.

7.24.4 Accumulators

The quadrature decoder contains two accumulator registers, ACC and ACCDBL. These registers accumulate valid motion sample values and the number of detected invalid samples (double transitions), respectively.

The ACC register accumulates all valid values (1/-1) written to the SAMPLE register. This can be useful for preventing hard real-time requirements from being enforced on the application. When using the ACC register, the application can fetch data when necessary instead of reading all SAMPLE register output. The ACC register holds the relative movement of the external mechanical device from the previous clearing of the ACC register. Sample values indicating a double transition (2) will not be accumulated in the ACC register.

An ACCOF event is generated if the ACC receives a SAMPLE value that would cause the register to overflow or underflow. Any SAMPLE value that would cause an ACC overflow or underflow will be discarded, but any samples that do not cause the ACC to overflow or underflow will still be accepted.

The accumulator ACCDBL accumulates the number of detected double transitions since the previous clearing of the ACCDBL register.

The ACC and ACCDBL registers can be cleared by the READCLRACC and subsequently read using the ACCREAD and ACCDBLREAD registers.

The ACC register can be separately cleared by the RDCLRACC and subsequently read using the ACCREAD registers.

The ACCDBL register can be separately cleared by the RDCLRDBL and subsequently read using the ACCDBLREAD registers.

The REPORTPER register allows automated capture of multiple samples before sending an event. When a non-null displacement is captured and accumulated, a REPORTRDY event is sent. When one or more double-displacements are captured and accumulated, a DBLRDY event is sent. The REPORTPER field in this register determines how many samples must be accumulated before the contents are evaluated and a REPORTRDY or DBLRDY event is sent.

Using the RDCLRACC task (manually sent upon receiving the event, or using the DBLRDY_RDCLRACC shortcut), ACCREAD can then be read.

When a double transition has been captured and accumulated, a DBLRDY event is sent. Using the RDCLRDBL task (manually sent upon receiving the event, or using the DBLRDY_RDCLRDBL shortcut), ACCDBLRFAD can then be read.

7.24.5 Output/input pins

The QDEC uses a three-pin interface to the off-chip quadrature encoder.

These pins are acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers used for the QDEC are selected using the PSEL.n registers.

7.24.6 Pin configuration

The Phase A, Phase B, and LED signals are mapped to physical pins according to the configuration specified in the PSEL.A, PSEL.B, and PSEL.LED registers respectively.

If the CONNECT field value 'Disconnected' is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSEL.A, PSEL.B, and PSEL.LED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in ON mode.



When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 378 before enabling the QDEC. This configuration must be retained in the GPIO for the selected I/Os as long as the QDEC is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

QDEC signal	QDEC pin	Direction	Output value	Comment	
Phase A	As specified in PSEL.A	Input	Not applicable		
Phase B	As specified in PSEL.B	Input	Not applicable		
LED	As specified in PSEL.LED	Input	Not applicable		

Table 115: GPIO configuration before enabling peripheral

7.24.7 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50033000	ON QDEC	QDEC0 : S	US	NA	Quadrature decoder 0	
0x40033000	ON QUEC	QDEC0 : NS	03	NA	Quadrature decoder o	
0x50034000	ON ODEC	QDEC1:S	LIC	NA	Quadrature decoder 1	
0x40034000	ON QDEC	QDEC1 : NS	US	NA	Quadrature decoder 1	

Table 116: Instances

Register	Offset	Security	Description
TASKS_START	0x000		Task starting the quadrature decoder
TASKS_STOP	0x004		Task stopping the quadrature decoder
TASKS_READCLRACC	0x008		Read and clear ACC and ACCDBL
TASKS_RDCLRACC	0x00C		Read and clear ACC
TASKS_RDCLRDBL	0x010		Read and clear ACCDBL
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP
SUBSCRIBE_READCLRACC	0x088		Subscribe configuration for task READCLRACC
SUBSCRIBE_RDCLRACC	0x08C		Subscribe configuration for task RDCLRACC
SUBSCRIBE_RDCLRDBL	0x090		Subscribe configuration for task RDCLRDBL
EVENTS_SAMPLERDY	0x100		Event being generated for every new sample value written to the SAMPLE register
EVENTS_REPORTRDY	0x104		Non-null report ready
EVENTS_ACCOF	0x108		ACC or ACCDBL register overflow
EVENTS_DBLRDY	0x10C		Double displacement(s) detected
EVENTS_STOPPED	0x110		QDEC has been stopped
PUBLISH_SAMPLERDY	0x180		Publish configuration for event SAMPLERDY
PUBLISH_REPORTRDY	0x184		Publish configuration for event REPORTRDY
PUBLISH_ACCOF	0x188		Publish configuration for event ACCOF
PUBLISH_DBLRDY	0x18C		Publish configuration for event DBLRDY
PUBLISH_STOPPED	0x190		Publish configuration for event STOPPED
SHORTS	0x200		Shortcuts between local events and tasks
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ENABLE	0x500		Enable the quadrature decoder
LEDPOL	0x504		LED output pin polarity



Register	Offset	Security	Description
SAMPLEPER	0x508		Sample period
SAMPLE	0x50C		Motion sample value
REPORTPER	0x510		Number of samples to be taken before REPORTRDY and DBLRDY events can be
			generated
ACC	0x514		Register accumulating the valid transitions
ACCREAD	0x518		Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task
PSEL.LED	0x51C		Pin select for LED signal
PSEL.A	0x520		Pin select for A signal
PSEL.B	0x524		Pin select for B signal
DBFEN	0x528		Enable input debounce filters
LEDPRE	0x540		Time period the LED is switched ON prior to sampling
ACCDBL	0x544		Register accumulating the number of detected double transitions
ACCDBLREAD	0x548		Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task


Table 117: Register overview

7.24.7.1 TASKS_START

Address offset: 0x000

Task starting the quadrature decoder


When started, the SAMPLE register will be continuously updated at the rate given in the SAMPLEPER register.



7.24.7.2 TASKS STOP

Address offset: 0x004

Task stopping the quadrature decoder




7.24.7.3 TASKS_READCLRACC

Address offset: 0x008

Read and clear ACC and ACCDBL

Task transferring the content of ACC to ACCREAD and the content of ACCDBL to ACCDBLREAD, and then clearing the ACC and ACCDBL registers. These read-and-clear operations will be done atomically.






7.24.7.4 TASKS_RDCLRACC

Address offset: 0x00C Read and clear ACC


Task transferring the content of ACC to ACCREAD, and then clearing the ACC register. This read-and-clear operation will be done atomically.



7.24.7.5 TASKS RDCLRDBL

Address offset: 0x010
Read and clear ACCDBL

Task transferring the content of ACCDBL to ACCDBLREAD, and then clearing the ACCDBL register. This readand-clear operation will be done atomically.




7.24.7.6 SUBSCRIBE START

Address offset: 0x080

Subscribe configuration for task START

NORDIC*


When started, the SAMPLE register will be continuously updated at the rate given in the SAMPLEPER register.



7.24.7.7 SUBSCRIBE_STOP

Address offset: 0x084

Subscribe configuration for task STOP




7.24.7.8 SUBSCRIBE READCLRACC

Address offset: 0x088

Subscribe configuration for task READCLRACC

Task transferring the content of ACC to ACCREAD and the content of ACCDBL to ACCDBLREAD, and then clearing the ACC and ACCDBL registers. These read-and-clear operations will be done atomically.




7.24.7.9 SUBSCRIBE RDCLRACC

Address offset: 0x08C

Subscribe configuration for task RDCLRACC

Task transferring the content of ACC to ACCREAD, and then clearing the ACC register. This read-and-clear operation will be done atomically.






7.24.7.10 SUBSCRIBE RDCLRDBL

Address offset: 0x090

Subscribe configuration for task RDCLRDBL


Task transferring the content of ACCDBL to ACCDBLREAD, and then clearing the ACCDBL register. This readand-clear operation will be done atomically.



7.24.7.11 EVENTS SAMPLERDY

Address offset: 0x100

Event being generated for every new sample value written to the SAMPLE register




7.24.7.12 EVENTS_REPORTRDY

Address offset: 0x104 Non-null report ready

Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register).






7.24.7.13 EVENTS ACCOF

Address offset: 0x108

ACC or ACCDBL register overflow




7.24.7.14 EVENTS DBLRDY

Address offset: 0x10C

Double displacement(s) detected

Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register).




7.24.7.15 EVENTS STOPPED

Address offset: 0x110

QDEC has been stopped






7.24.7.16 PUBLISH_SAMPLERDY

Address offset: 0x180

Publish configuration for event SAMPLERDY




7.24.7.17 PUBLISH_REPORTRDY

Address offset: 0x184

Publish configuration for event REPORTRDY

Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register).




7.24.7.18 PUBLISH ACCOF

Address offset: 0x188

Publish configuration for event ACCOF






7.24.7.19 PUBLISH DBLRDY

Address offset: 0x18C

Publish configuration for event DBLRDY


Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register).



7.24.7.20 PUBLISH STOPPED

Address offset: 0x190


Publish configuration for event STOPPED



7.24.7.21 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks



READCLRACC



Bit n	umber			313	30 29 2	28 27	26 2	25 2	4 23	3 22	2 21 :	20 1	9 18	17 1	16 1	L5 1	4 13	12 1	11 10	9	8	7	6	5	4 3	2	1	0
ID																							G	F	E D	С	В	Α
Rese	et 0x000	00000		0	0 0	0 0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0 0	0	0	0
			Disabled	0					Di	isab	ole sl	nort	cut															
			Enabled	1					Er	nab	le sh	orto	ut															
В	RW	SAMPLERDY_STOP							Sh	hort	tcut	betv	veer	eve	ent	SAN	1PLE	RDY	and	tas	k S1	ОР)					
			Disabled	0					Di	isab	ole sl	nort	cut															
			Enabled	1					Er	nab	le sh	orto	ut															
С	RW	REPORTRDY_RDCLRAC	С						Sh	hort	tcut	betv	veer	eve	ent	REP	ORT	RDY	and	tas	k RI	OCL	.RA	CC				
			Disabled	0					Di	isab	ole sl	nort	cut															
			Enabled	1					Er	nab	le sh	orto	ut															
D	RW	REPORTRDY_STOP							Sh	hort	tcut	betv	veer	eve	ent	REP	ORT	RDY	and	tas	k ST	OP						
			Disabled	0					Di	isab	ole sl	nort	cut															
			Enabled	1					Er	nab	le sh	orto	ut															
E	RW	DBLRDY_RDCLRDBL							Sh	hort	tcut	betv	veer	eve	ent	DBL	RDY	and	task	RD	CLF	RDB	L					
			Disabled	0					Di	isab	ole sl	nort	cut															
			Enabled	1					Er	nab	le sh	orto	ut															
F	RW	DBLRDY_STOP							Sh	hort	tcut	betv	veer	eve	ent	DBL	RDY	and	tasl	ST	OP							
			Disabled	0					Di	isab	ole sl	nort	cut															
			Enabled	1					Er	nab	le sh	orto	ut															
G	RW	SAMPLERDY_READCLR	ACC						Sh	hort	tcut	betv	veer	eve	nt	SAN	1PLE	RDY	and	tas	k							
									RE	EAD	CLR	ACC																
			Disabled	0					Di	isab	ole sl	nort	cut															
			Enabled	1					Er	nab	le sh	orto	ut															

7.24.7.22 INTENSET

Address offset: 0x304

Enable interrupt

Bit r	Bit number			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Rese	et 0x000	000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	SAMPLERDY			Write '1' to enable interrupt for event SAMPLERDY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	REPORTRDY			Write '1' to enable interrupt for event REPORTRDY
					Event generated when REPORTPER number of samples
					has been accumulated in the ACC register and the content
					of the ACC register is not equal to 0. (Thus, this event is
					only generated if a motion is detected since the previous
					clearing of the ACC register).
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	ACCOF			Write '1' to enable interrupt for event ACCOF
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
D	RW	DBLRDY			Write '1' to enable interrupt for event DBLRDY
					Event generated when REPORTPER number of samples has
					been accumulated and the content of the ACCDBL register
					is not equal to 0. (Thus, this event is only generated if a
					double transition is detected since the previous clearing of
					the ACCDBL register).
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Ε	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.24.7.23 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31	130	29 2	28 27	7 26	25 2	24 2	23	22 2	21	20 1	19 1	18	17 1	.6 1	.5 1	4 1	3 12	2 11	1 10	9	8	7	6 !	5 4	1 3	2	1	0
ID																													E D	С	В	Α
Rese	t 0x000	00000		0	0	0 (0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0 (0 0	0	0	0
ID											De:																					
Α	RW	SAMPLERDY								١	Wr	ite '	'1'	to d	lisa	ble	int	eri	up	t fo	ev	ent	SAI	MP	LER	DY						_
			Clear	1						[Dis	able	e																			
			Disabled	0						F	Rea	ad: I	Dis	sable	ed																	
			Enabled	1						F	Rea	ad: I	En	able	ed																	
В	RW	REPORTRDY								١	Wr	ite '	'1'	to d	lisa	ble	int	eri	up	t fo	ev	ent	REI	POI	RTR	DY						
											Eve	ent g	gei	nera	iteo	d w	hei	n R	EPC	DRT	PER	nu	mb	er o	of sa	ımp	oles					
										ŀ	has	s be	en	acc	um	nul	ate	d in	th	e A	CC r	egi	ster	an	d th	ne c	ont	ent				
										(of t	the	AC	CC re	egis	stei	ris	not	eq	ual	to (). (1	Thus	s, tl	his e	eve	nt is	;				
										(onl	ly ge	en	erate	ed	if a	m	otic	n i	s de	tec	ted	sin	ce 1	the	pre	vio	JS				
										(cle	arin	ng (of th	ne A	4C(c re	gis	er)	١.												
			Clear	1						[Dis	able	e																			
			Disabled	0						F	Rea	ad: I	Dis	sable	ed																	
			Enabled	1						F	Rea	ad: I	En	able	d																	
С	RW	ACCOF								١	Wr	ite '	'1'	to d	lisa	ble	int	eri	up	t fo	ev	ent	AC	CO	F							
			Clear	1						[Dis	able	e																			
			Disabled	0						F	Rea	ad: I	Dis	sable	ed																	
			Enabled	1						F	Rea	ad: I	En	able	d																	
D	RW	DBLRDY								١	Wr	ite '	'1'	to d	lisa	ble	int	eri	up	t fo	ev	ent	DB	LRE	ΟY							
										E	Eve	ent g	gei	nera	ited	d w	hei	n R	EPC	DRT	PER	nu	mb	er d	of sa	mp	oles	ha	5			
										ŀ	bee	en a	асс	umı	ulat	ted	an	d t	ne (cont	ent	of	the	AC	CD	3L r	egis	ter				
										i	is n	not e	eq	ual t	to C). (Thu	s, t	his	eve	nt i	is o	nly	ger	nera	ted	if a					
										(doı	uble	e tr	ransi	itio	n i	s de	ete	cte	d siı	nce	the	pre	evic	ous	clea	arin	g o	f			
										t	the	e AC	CCE	DBL i	reg	iste	er).															
			Clear	1						[Dis	able	e																			
			Disabled	0						F	Rea	ad: I	Dis	sable	ed																	



Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Enabled	1	Read: Enabled
Е	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.24.7.24 ENABLE

Address offset: 0x500

Enable the quadrature decoder

Bit no	umber			31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	ENABLE			Enable or disable the quadrature decoder
					When enabled the decoder pins will be active. When
					disabled the quadrature decoder pins are not active and
					can be used as GPIO .
			Disabled	0	Disable
			Enabled	1	Enable

7.24.7.25 LEDPOL

Address offset: 0x504 LED output pin polarity

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID					A			
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
ID								
Α	RW	LEDPOL			LED output pin polarity			
			ActiveLow	0	Led active on output pin low			
			ActiveHigh	1	Led active on output pin high			

7.24.7.26 SAMPLEPER


Address offset: 0x508

Sample period

Bit number		31 30	29 28 27	26 25 2	24 23 22	21 20	19 1	.8 17	16 15	14 1	3 12 3	11 10	9 8	3 7	6	5 4	1 3	2	1 0
ID																	Α	Α	A A
Reset 0x0000000)	0 0	0 0 0	0 0	0 0 0	0 0	0	0 0	0 0	0 0	0	0 0	0 (0 (0	0 0	0	0	0 0
ID R/W Field																			
A RW SAN	IPLEPER				Samp	le per	iod.	The S	AMP	LE reg	ister	will b	oe up	date	ed fo	r			
					every	new	samp	ole											
	128us	0			128 μ	s													








7.24.7.27 SAMPLE

Address offset: 0x50C Motion sample value



transition.

7.24.7.28 REPORTPER

Address offset: 0x510

Number of samples to be taken before REPORTRDY and DBLRDY events can be generated



ID R/W Field Value ID Value Description A RW REPORTPER Specifies the number of samples to be accumulated in				А А		
ID R/W Field Value ID Value Description A RW REPORTPER Specifies the number of samples to be accumulated in	0 0	0	0			
A RW REPORTPER Specifies the number of samples to be accumulated in			_	0 0		
·						
	the					
ACC register before the REPORTRDY and DBLRDY ever	ts					
can be generated.						
The report period in $[\mu s]$ is given as: RPUS = SP * RP	The report period in [μs] is given as: RPUS = SP * RP					
Where RPUS is the report period in [μ s/report], SP is	he					
sample period in [μs/sample] specified in SAMPLEPER	and					
RP is the report period in [samples/report] specified i	ı					
REPORTPER.						
10Smpl 0 10 samples/report						
40Smpl 1 40 samples/report						
80Smpl 2 80 samples/report						
120Smpl 3 120 samples/report						
160Smpl 4 160 samples/report						
200Smpl 5 200 samples/report						
240Smpl 6 240 samples/report						
280Smpl 7 280 samples/report						
1Smpl 8 1 sample/report						

7.24.7.29 ACC

Address offset: 0x514

Register accumulating the valid transitions

Bit n	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID			A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Value Description
Α	R	ACC		[-10241023] Register accumulating all valid samples (not double
				transition) read from the SAMPLE register.
				Double transitions (SAMPLE = 2) will not be accumulated
				in this register. The value is a 32 bit 2's complement value.
				If a sample that would cause this register to overflow or
				underflow is received, the sample will be ignored and
				an overflow event (ACCOF) will be generated. The ACC
				register is cleared by triggering the READCLRACC or the
				RDCLRACC task.

7.24.7.30 ACCREAD

Address offset: 0x518

Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task



A R	ACCREAD	[-10241023] Snapshot of the ACC register.
ID R/W		
Reset 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

The ACCREAD register is updated when the READCLRACC or RDCLRACC task is triggered.

7.24.7.31 PSEL.LED

Address offset: 0x51C

Pin select for LED signal

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID			С	вааа
Reset 0xFFFFFFF				1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.24.7.32 PSEL.A


Address offset: 0x520 Pin select for A signal

Bit n	Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID				С	ваааа
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.24.7.33 PSEL.B

Address offset: 0x524 Pin select for B signal






7.24.7.34 DBFEN

Address offset: 0x528


Enable input debounce filters



7.24.7.35 LEDPRE

Address offset: 0x540


Time period the LED is switched ON prior to sampling



7.24.7.36 ACCDBL

Address offset: 0x544

Register accumulating the number of detected double transitions






7.24.7.37 ACCDBLREAD

Address offset: 0x548

Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task



7.24.8 Electrical specification

7.24.8.1 QDEC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{SAMPLE}	Time between sampling signals from quadrature decoder	128		131072	μs
t_{LED}	Time from LED is turned on to signals are sampled	0		511	μs

7.25 QSPI — Quad serial peripheral interface

The QSPI peripheral provides support for communicating with an external flash memory device using SPI.

The main features for the QSPI peripheral are:

- Single/dual/quad SPI input/output
- 6 to 96 MHz configurable clock frequency
- Single-word read/write access from/to external flash
- EasyDMA for block read and write transfers
- Up to 48 MB/sec EasyDMA read rate
- Execute in place (XIP) for executing program directly from external flash
- XIP access can optionally be disabled
- On-the-fly encryption and decryption, including EasyDMA and XIP






Figure 117: Block diagram

7.25.1 Configuring QSPI

Before any data can be transferred to or from the external flash memory, the peripheral needs to be configured.

- **1.** Select the mandatory input/output pins in the following registers:
 - PSEL.SCK on page 412
 - PSEL.CSN on page 412
 - PSEL.IO0 on page 412
 - PSEL.IO1 on page 413
 - PSEL.IO2 on page 413
 - PSEL.IO3 on page 413

For which pins to use, see Pin assignments on page 783. Only the dedicated QSPI pins shall be used.

- 2. To ensure stable operation, set the GPIO drive strength to high drive. See the GPIO General purpose input/output on page 220 chapter for details on how to configure GPIO drive strength.
- **3.** Activate the dedicated peripheral setting of the GPIO pin. See the GPIO General purpose input/output on page 220 chapter for details on how to assign pins between cores, peripherals, or subsystems.
- **4.** Configure the interface towards the external flash memory using IFCONFIG0 on page 414, IFCONFIG1 on page 419, and ADDRCONF on page 420.
- **5.** Enable the QSPI peripheral and acquire I/O pins using ENABLE on page 410.
- **6.** Activate the external flash memory interface using the ACTIVATE task. The READY event will be generated when the interface has been activated and the external flash memory is ready for access.



Note:

If the IFCONFIGO register is configured to use the quad mode, the external flash device also needs to be set in the quad mode before any data transfers can take place.

This can be done by sending custom instructions to the external flash device, as described in Sending custom instructions on page 397.

7.25.2 Write operation

A write operation to the external flash is configured using the WRITE.DST, WRITE.SRC, and WRITE.CNT registers. It is started using the WRITESTART task.

The READY event is generated when the transfer is complete.

The QSPI peripheral automatically takes care of splitting DMA transfers into page writes.

7.25.3 Read operation

A read operation from the external flash is configured using the READ.SRC, READ.DST, and READ.CNT registers. It is started using the READSTART task.

The READY event is generated when the transfer is complete.

7.25.4 Erase operation

Erase of pages/blocks of the external flash is configured using the ERASE.PTR and ERASE.LEN registers. It is started using the ERASESTART task.

The READY event is generated when the erase operation has been started.

In this case, the READY event will not indicate that the erase operation of the flash has been completed, but it only signals that the erase operation has been started. The actual status of the erase operation can normally be read from the external flash using a custom instruction (see Sending custom instructions on page 397).

7.25.5 Execute in place

Execute in place (XIP) allows the CPU to execute program code directly from the external flash.

After the external flash has been configured, the CPU can execute code from the external flash by accessing the XIP memory region. See the following figure and Memory on page 18 for details.

The XIP memory region is read-only, writing to it will result in a bus error.

When accessing the XIP memory region, the start address of this XIP memory region will map to the address XIPOFFSET on page 414 of the external flash.






Figure 118: XIP memory map

7.25.6 Encryption

The contents of an external flash memory can be protected using stream cipher encryption. Encryption can be configured and enabled independently for XIP and EasyDMA, with separate keys and nonce.

Once configured and enabled, the stream cipher operates between the AHB bus and the external flash, encrypting and decrypting data passing through.

The following figure shows the stream cipher block with the three configuration registers. The stream cipher uses an AES 128 encryption operation to form the keystream from key, nonce, and external memory address. The keystream then combines each 32-bit plaintext digit one at a time with the corresponding digit of the keystream.




Figure 119: Stream cipher

The same nonce and key must be used for both encryption and decryption of the same memory address.

The memory address used for encryption is the external flash memory address and thus independent of XIPOFFSET on page 414. This means a second firmware image can be encrypted and written using



EasyDMA, then XIPOFFSET on page 414 set to point to the new firmware image before executing from it.

Stream ciphers are symmetric. They do not differentiate between encrypting or decrypting, reading or writing. Thus, if the contents of a plain text external flash is read when stream cipher is enabled, the data provided to the MCU is encrypted.

Execute in place (XIP)

Enable the stream cipher for QSPI XIP by doing the following steps.

- 1. Configure keys using XIP ENC.KEY0 on page 415 through XIP ENC.KEY3 on page 416.
- 2. Configure nonce using XIP_ENC.NONCEO on page 416 through XIP_ENC.NONCE2 on page 416.
- **3.** Set XIP_ENC.ENABLE on page 417.

Any instructions or data read from the XIP interface will now pass through the stream cipher.

EasyDMA

Enable the stream cipher for QSPI EasyDMA by doing the following steps.

- 1. Configure keys using DMA_ENC.KEY0 on page 417 through DMA_ENC.KEY3 on page 417.
- 2. Configure nonce using DMA ENC.NONCE0 on page 418 through DMA ENC.NONCE2 on page 418.
- 3. Set DMA ENC.ENABLE on page 418.

Any data read from or written to the external flash over the EasyDMA interface will now pass through the stream cipher.

7.25.7 Sending custom instructions

Custom instructions can be sent to the external flash using the CINSTRCONF, CINSTRDATO, and CINSTRDAT1 registers. It is possible to send an instruction consisting of a one-byte opcode and up to 8 bytes of additional data and to read its response.

A custom instruction is prepared by first writing the data to be sent to CINSTRDATO and CINSTRDAT1 before writing the opcode and other configurations to the CINSTRCONF register.

The custom instruction is sent when the CINSTRCONF register is written and it is always sent on a single data line SPI interface.

The READY event will be generated when the custom instruction has been sent.

After a custom instruction has been sent, the CINSTRDAT0 and CINSTRDAT1 will contain the response bytes from the custom instruction.

The data of custom instructions is not part of the stream cipher encryption.






Figure 120: Sending custom instruction

7.25.7.1 Long frame mode

The LFEN and LFSTOP fields in the CINSTRCONF register control the operation of the custom instruction Long frame mode. Long frame mode is a mechanism that permits arbitrary byte length custom instructions. While in Long frame mode a long custom instruction sequence is split in multiple writes to the CINSTRDATO and CINSTRDAT1 registers.

To enable Long frame mode every write to the CINSTRCONF register must have the LFEN field set to 1. The contents of the OPCODE field will be transmitted after the first write to CINSTRCONF and will be omitted in every subsequent write to this register. For subsequent writes the number of data bytes as specified in the LENGTH field are transferred (that is the value of LENGTH - 1 data bytes). The values of the LIO2 and LIO3 fields are set in the first write to CINSTRCONF and will apply for the entire custom instruction transmission until the long frame is finalized.

To finalize a long frame transmission, the LFSTOP field in the CINSTRCONF register must be set to 1 in the last write to this register.

7.25.8 Deep power-down mode

The external flash memory can be put in Deep power-down mode (DPM) to minimize its current consumption when there is no need to access the memory.

DPM is enabled in register IFCONFIGO on page 414 and configured in register DPMDUR on page 420. The DPM status of the external memory can be read in the STATUS register. The DPMDUR register has to be configured according to the external flash specification to get the information in the STATUS register and the timing of the READY event correct.

Entering or exiting DPM is controlled using register IFCONFIG1 on page 419.

7.25.9 Instruction set

The following table shows the instruction set supported by QSPI when communicating with an external flash device.



Instruction	Opcode	Description
WREN	0x06	Write enable
RDSR	0x05	Read status register
WRSR	0x01	Write status register
FASTREAD	0x0B	Read bytes at higher speed
READ2O	0x3B	Dual-read output
READ2IO	0xBB	Dual-read input/output
READ4O	0x6B	Quad-read output
READ4IO	0xEB	Quad-read input/output
PP	0x02	Page program
PP2O	0xA2	Dual-page program output
PP4O	0x32	Quad-page program output
PP4IO	0x38	Quad-page program input/output
SE	0x20	Sector erase
BE	0xD8	Block erase
CE	0xC7	Chip erase
DP	0xB9	Enter Deep power-down mode
DPE	0xAB	Exit Deep power-down mode
EN4B	Specified in the ADDRCONF register	Enable 32 bit address mode

Table 118: Instruction set

7.25.10 Interface description




Figure 121: 24-bit FASTREAD, SPIMODE = MODE0




Figure 122: 24-bit READ2O (dual-read output), SPIMODE = MODEO






Figure 123: 24-bit READ2IO (dual read input/output), SPIMODE = MODEO




Figure 124: 24-bit READ4O (quad-read output), SPIMODE = MODEO




Figure 125: 24-bit READ4IO (quad-read input/output), SPIMODE = MODE0




Figure 126: 24-bit PP (page program), SPIMODE = MODE0

4406_640 v1.1 400 NORD




Figure 127: 24-bit PP2O (dual-page program output), SPIMODE = MODEO




Figure 128: 24-bit PP4O (quad page program output), SPIMODE = MODEO




Figure 129: 24-bit PP4IO (quad page program input/output), SPIMODE = MODEO




Figure 130: 32-bit FASTREAD, SPIMODE = MODEO






Figure 131: 32-bit READ2O (dual-read output), SPIMODE = MODEO




Figure 132: 32-bit READ2IO (dual read input/output), SPIMODE = MODE0




Figure 133: 32-bit READ4O (quad-read output), SPIMODE = MODE0




Figure 134: 32-bit READ4IO (quad-read input/output), SPIMODE = MODE0






Figure 135: 32-bit PP (page program), SPIMODE = MODE0




Figure 136: 32-bit PP2O (dual-page program output), SPIMODE = MODE0




Figure 137: 32-bit PP4O (quad-page program output), SPIMODE = MODEO




Figure 138: 32-bit PP4IO (quad page program input/output), SPIMODE = MODEO



7.25.11 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x5002B000 APPLICATION	U OCDI	QSPI : S	US	C A	External memory (quad	Supports 192 MHz and 96
0x4002B000	v Q3FI	QSPI : NS	U3	SA	serial peripheral) interface	MHz PCLK192M frequency

Table 119: Instances

Register	Offset	Security	Description
TASKS_ACTIVATE	0x000		Activate QSPI interface
TASKS_READSTART	0x004		Start transfer from external flash memory to internal RAM
TASKS_WRITESTART	0x008		Start transfer from internal RAM to external flash memory
TASKS_ERASESTART	0x00C		Start external flash memory erase operation
TASKS_DEACTIVATE	0x010		Deactivate QSPI interface
SUBSCRIBE_ACTIVATE	0x080		Subscribe configuration for task ACTIVATE
SUBSCRIBE_READSTART	0x084		Subscribe configuration for task READSTART
SUBSCRIBE_WRITESTART	0x088		Subscribe configuration for task WRITESTART
SUBSCRIBE_ERASESTART	0x08C		Subscribe configuration for task ERASESTART
SUBSCRIBE_DEACTIVATE	0x090		Subscribe configuration for task DEACTIVATE
EVENTS_READY	0x100		QSPI peripheral is ready. This event will be generated as a response to all QSPI tasks
			except DEACTIVATE.
PUBLISH_READY	0x180		Publish configuration for event READY
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ENABLE	0x500		Enable QSPI peripheral and acquire the pins selected in PSELn registers
READ.SRC	0x504		Flash memory source address
READ.DST	0x508		RAM destination address
READ.CNT	0x50C		Read transfer length
WRITE.DST	0x510		Flash destination address
WRITE.SRC	0x514		RAM source address
WRITE.CNT	0x518		Write transfer length
ERASE.PTR	0x51C		Start address of flash block to be erased
ERASE.LEN	0x520		Size of block to be erased.
PSEL.SCK	0x524		Pin select for serial clock SCK
PSEL.CSN	0x528		Pin select for chip select signal CSN.
PSEL.IO0	0x530		Pin select for serial data MOSI/IO0.
PSEL.IO1	0x534		Pin select for serial data MISO/IO1.
PSEL.IO2	0x538		Pin select for serial data WP/IO2.
PSEL.IO3	0x53C		Pin select for serial data HOLD/IO3.
XIPOFFSET	0x540		Address offset into the external memory for Execute in Place operation.
IFCONFIG0	0x544		Interface configuration.
XIPEN	0x54C		Enable Execute in Place operation.
XIP_ENC.KEY0	0x560		Bits 31:0 of XIP AES KEY
XIP_ENC.KEY1	0x564		Bits 63:32 of XIP AES KEY
XIP_ENC.KEY2	0x568		Bits 95:64 of XIP AES KEY
XIP_ENC.KEY3	0x56C		Bits 127:96 of XIP AES KEY
XIP_ENC.NONCE0	0x570		Bits 31:0 of XIP NONCE
XIP_ENC.NONCE1	0x574		Bits 63:32 of XIP NONCE
XIP_ENC.NONCE2	0x578		Bits 95:64 of XIP NONCE
XIP_ENC.ENABLE	0x57C		Enable stream cipher for XIP
DMA_ENC.KEY0	0x580		Bits 31:0 of DMA AES KEY
DMA_ENC.KEY1	0x584		Bits 63:32 of DMA AES KEY




Register	Offset	Security	Description
DMA_ENC.KEY2	0x588		Bits 95:64 of DMA AES KEY
DMA_ENC.KEY3	0x58C		Bits 127:96 of DMA AES KEY
DMA_ENC.NONCE0	0x590		Bits 31:0 of DMA NONCE
DMA_ENC.NONCE1	0x594		Bits 63:32 of DMA NONCE
DMA_ENC.NONCE2	0x598		Bits 95:64 of DMA NONCE
DMA_ENC.ENABLE	0x59C		Enable stream cipher for EasyDMA
IFCONFIG1	0x600		Interface configuration.
STATUS	0x604		Status register.
DPMDUR	0x614		Set the duration required to enter/exit deep power-down mode (DPM).
ADDRCONF	0x624		Extended address configuration.
CINSTRCONF	0x634		Custom instruction configuration register.
CINSTRDATO	0x638		Custom instruction data register 0.
CINSTRDAT1	0x63C		Custom instruction data register 1.
IFTIMING	0x640		SPI interface timing.

Table 120: Register overview

7.25.11.1 TASKS_ACTIVATE

Address offset: 0x000 Activate QSPI interface

Triggering this task activates the external flash memory interface and initiates communication with the external memory. The READY event is generated when the activation has been completed.




7.25.11.2 TASKS_READSTART

Address offset: 0x004

Start transfer from external flash memory to internal RAM

The READY event will be generated when transfer is complete.






7.25.11.3 TASKS_WRITESTART

Address offset: 0x008

Start transfer from internal RAM to external flash memory

The READY event will be generated when transfer is complete.




7.25.11.4 TASKS ERASESTART

Address offset: 0x00C

Start external flash memory erase operation

The READY event will be generated when the erase operation has been started. The generation of the READY event does not imply that the erase operation is completed.




7.25.11.5 TASKS_DEACTIVATE

Address offset: 0x010

Deactivate QSPI interface

This task might be needed to optimize current consumption in case there are any added current consumption when QSPI interface is activated, but idle.






7.25.11.6 SUBSCRIBE_ACTIVATE

Address offset: 0x080

Subscribe configuration for task ACTIVATE

Triggering this task activates the external flash memory interface and initiates communication with the external memory. The READY event is generated when the activation has been completed.




7.25.11.7 SUBSCRIBE READSTART

Address offset: 0x084

Subscribe configuration for task READSTART

The READY event will be generated when transfer is complete.




7.25.11.8 SUBSCRIBE_WRITESTART

Address offset: 0x088

Subscribe configuration for task WRITESTART

The READY event will be generated when transfer is complete.




7.25.11.9 SUBSCRIBE ERASESTART

Address offset: 0x08C

Subscribe configuration for task ERASESTART



The READY event will be generated when the erase operation has been started. The generation of the READY event does not imply that the erase operation is completed.




7.25.11.10 SUBSCRIBE_DEACTIVATE

Address offset: 0x090

Subscribe configuration for task DEACTIVATE


This task might be needed to optimize current consumption in case there are any added current consumption when QSPI interface is activated, but idle.



7.25.11.11 EVENTS READY

Address offset: 0x100

QSPI peripheral is ready. This event will be generated as a response to all QSPI tasks except DEACTIVATE.



7.25.11.12 PUBLISH READY

Address offset: 0x180

Publish configuration for event READY



Bit n	umber			31 30 29 28 27 26 25 24	1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	АААААА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	CHIDX		[2550]	DPPI channel that event READY will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.25.11.13 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	READY			Enable or disable interrupt for event READY
			Disabled	0	Disable
			Enabled	1	Enable

7.25.11.14 INTENSET

Address offset: 0x304


Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	READY			Write '1' to enable interrupt for event READY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.25.11.15 INTENCLR

Address offset: 0x308

Disable interrupt






7.25.11.16 ENABLE

Address offset: 0x500


Enable QSPI peripheral and acquire the pins selected in PSELn registers



7.25.11.17 READ.SRC

Address offset: 0x504


Flash memory source address



7.25.11.18 READ.DST


Address offset: 0x508

RAM destination address



7.25.11.19 READ.CNT

Address offset: 0x50C Read transfer length




be a multiple of 4 bytes.

7.25.11.20 WRITE.DST

Address offset: 0x510

Flash destination address






7.25.11.21 WRITE.SRC

Address offset: 0x514 **RAM** source address

۸	R۱	۱۸/	SRC				١	Nord	l-alic	TDO	4 D V	N/ c	aurc	0.20	ldra										
ID																									
Res	et 0x	x0000	00000	0 0 0	0 0	0 0	0	0 0	0	0	0 0	0	0 (0	0	0	0 0	0	0	0	0	0 (0	0	0 0
ID				A A A	А А	A A	Α .	A A	Α	A	А А	Α	A	Δ Δ	A	Α	A A	A	Α	Α	Α	A A	A A	Α	A A
Bit r	numl	ber		31 30 29 :	28 27	26 25	24 2	23 22	21	20 1	.9 18	3 17	16 1	5 14	4 13	12	11 1	0 9	8	7	6	5 4	1 3	2	1 0

7.25.11.22 WRITE.CNT

Address offset: 0x518 Write transfer length



7.25.11.23 ERASE.PTR

Address offset: 0x51C

Start address of flash block to be erased


Α	RW	PTR							,	Wo	rd-	alig	nec	sta	art a	add	ress	of I	oloc	k to	be	era	sed.						
ID										Des																			
Res	et 0x00	000000	0	0 (0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0 (0	0	0	0 () (0 0	0	0	0	0 0
ID			Α	A A	Δ Δ	A	Α	Α	Α	Α	Α	Α ,	A A	Δ Δ	A	Α	Α	Α.	A A	A	Α	Α	A A	۱ ۸	4 Δ	A	Α	Α	А А
Bit r	number		31	30 2	9 28	3 27	26	25	24 :	23 2	22 2	21 2	20 1	9 18	8 17	16	15	14 1	l3 1	2 11	l 10	9	8 7	7 (6 5	4	3	2	1 0

7.25.11.24 ERASE.LEN

Address offset: 0x520

Size of block to be erased.





7.25.11.25 PSEL.SCK

Address offset: 0x524


Pin select for serial clock SCK

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				С	вааа
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.25.11.26 PSEL.CSN

Address offset: 0x528

Pin select for chip select signal CSN.




7.25.11.27 PSEL.IO0

Address offset: 0x530

Pin select for serial data MOSI/IO0.

Serial data output (MOSI) during single mode, or serial data IO0 during quad mode






7.25.11.28 PSEL.IO1

Address offset: 0x534

Pin select for serial data MISO/IO1.

Serial data input (MISO) during single mode, or serial data IO1 during quad mode




7.25.11.29 PSEL.IO2

Address offset: 0x538

Pin select for serial data WP/IO2.

In single mode, this pin can control Write protect (WP, active low).




7.25.11.30 PSEL.IO3

Address offset: 0x53C

Pin select for serial data HOLD/IO3.

In single mode, this pin can can pause the device (HOLD, active low).





7.25.11.31 XIPOFFSET

Address offset: 0x540

Address offset into the external memory for Execute in Place operation.

ID	umber			24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 C
Rese	t 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW	XIPOFFSET		Address offset into the external memory for Execute in

Place operation. Value must be a multiple of 4.

7.25.11.32 IFCONFIGO

Address offset: 0x544
Interface configuration.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					G DCBBBAAA
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	READOC			Configure number of data lines and opcode used for
					reading.
			FASTREAD	0	Single data line SPI. FAST_READ (opcode 0x0B).
			READ2O	1	Dual data line SPI. READ2O (opcode 0x3B).
			READ2IO	2	Dual data line SPI. READ2IO (opcode 0xBB).
			READ4O	3	Quad data line SPI. READ4O (opcode 0x6B).
			READ4IO	4	Quad data line SPI. READ4IO (opcode 0xEB).
В	RW WRITEOC	WRITEOC			Configure number of data lines and opcode used for
				writing.	
			PP	0	Single data line SPI. PP (opcode 0x02).
			PP2O	1	Dual data line SPI. PP2O (opcode 0xA2).
			PP4O	2	Quad data line SPI. PP4O (opcode 0x32).
			PP4IO	3	Quad data line SPI. PP4IO (opcode 0x38).
С	RW	ADDRMODE			Addressing mode.
			24BIT	0	24-bit addressing.
			32BIT	1	32-bit addressing.
D	RW	DPMENABLE			Enable deep power-down mode (DPM) feature.
			Disable	0	Disable DPM feature.
			Enable	1	Enable DPM feature.
G	RW	PPSIZE			Page size for commands PP, PP2O, PP4O and PP4IO.
			256Bytes	0	256 bytes.



Bit number
ID G D C B B B A A
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
21 20 20 27 26 25 24 22 22 24 20 20 10 10 17 16 15 14 12 12 14 10 0 0 0 7 0 0 0 4 2 2 2

7.25.11.33 XIPEN

Address offset: 0x54C

Enable Execute in Place operation.

Bit nu	ımber					31	30 2	29 2	8 27	7 26	25 2	24 2	23 22	2 21	L 20	19	18 1	7 1	5 15	14	13	12 :	11 10	0 9	8	7	6	5 4	4 3	2	1	0
ID																																Α
Reset	0x000	00001				0	0	0 (0 0	0	0	0 (0 0	0	0	0	0 () (0	0	0	0	0 0	0	0	0	0	0 (0 0	0	0	1
ID																																
Α	RW	XIPEN										Е	nab	ole >	KIP A	AHE	Sla	ve i	nter	rfac	e an	nd a	cces	s to	XIF	m	emo	ory				
												r	ang	e																		
												٧	Whe	n d	isab	oled	, acc	ess	to	exte	erna	ıl m	emo	ory i	s or	nly a	avai	labl	e			
												t	hro	ugh	Eas	syDI	MA a	and	cus	ton	n ins	stru	ctio	ns.	Acc	ess	to					
												d	lisak	bled	XIF	P int	erfa	ce	will	cau	se a	вυ	s Er	ror,	and	the	e va	lue				
												r	ead	is a	all ze	eros	i.															
			Di	sable		0						C	Disal	ble :	XIP	inte	erfac	e														
			En	able		1						E	nab	ole >	KIP i	inte	rfac	9														


7.25.11.34 XIP_ENC.KEY0

Address offset: 0x560
Bits 31:0 of XIP AES KEY

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A	A A A A A A A A A A A A A A A A A A A
Rese	et 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W	KEY0		Bits 31:0 of XIP AES KEY

7.25.11.35 XIP_ENC.KEY1

Address offset: 0x564
Bits 63:32 of XIP AES KEY



7.25.11.36 XIP_ENC.KEY2

Address offset: 0x568
Bits 95:64 of XIP AES KEY



Bit number	31 30 29 28 27 26 25 24 23	3 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
ID	A A A A A A A A	A A A A A A A A A A A A A A A A A A A	A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
ID R/W Field Value ID			
A W KEY2	Dit	ts 95:64 of XIP AES KEY	

7.25.11.37 XIP_ENC.KEY3

Address offset: 0x56C Bits 127:96 of XIP AES KEY

Α	٧	V	KEY3									Bits	s 12	7:9	6 of	XIF	AE:	S KE	Υ											
ID																														
Res	et 0	x000	00000		0	0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0 (0	0	0	0 0	0	0	0	0	0 0	0	0
ID					Α	Α	Α.	A A	Δ	A	Α	Α	Α	A A	Δ Δ	A	Α	Α	A A	A A	Α	Α .	А А	Α	Α	Α	Α.	4 д	Α	Α.
Bit r	num	ber			31	30	29 2	28 2	7 2	6 25	24	23	22 2	21 2	0 1	9 18	17	16 1	L5 1	4 13	12	11 1	10 9	8	7	6	5 -	4 3	2	1

7.25.11.38 XIP_ENC.NONCE0

Address offset: 0x570 Bits 31:0 of XIP NONCE

Α	W	NONCE0		Bits 31:0 of XIP NONCE
ID				
Rese	t 0x000	00000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A	
Bit n	umber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

7.25.11.39 XIP_ENC.NONCE1

Address offset: 0x574
Bits 63:32 of XIP NONCE

Bit n	umber		31	. 30	29	28	27	26	25	24	23	3 22	21	. 20	19	18	17 :	16 1	.5 1	4 13	3 12	11	10	9	8	7	6	5 4	1 3	2	1	0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Δ,	4 A	Α	Α	Α	Α	Α,	A	Α.	Δ /	A A	Α	Α	Α
Rese	et 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0 (0	0	0 (0	0	0	0
ID																																
Α	W	NONCE1									Bi	ts 6	3:3	32 c	f X	IP N	ION	CE														_

7.25.11.40 XIP_ENC.NONCE2

Address offset: 0x578
Bits 95:64 of XIP NONCE


Α	W	NONCE2		Bits 95:64 of XIP N	IONCE							
ID												
Res	et 0x00(000000	0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0	0 (0	0 (D 0	0	0 0
ID			A A A A A A	A A A A A A A	A A A A A	A A A A	Α Α	A A	Α /	А А	Α	A A
Bit r	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 1	17 16 15 14 13	12 11 10 9	8	7 6	5 4	4 3	2	1 0



7.25.11.41 XIP_ENC.ENABLE


Address offset: 0x57C

Enable stream cipher for XIP



7.25.11.42 DMA ENC.KEYO


Address offset: 0x580
Bits 31:0 of DMA AES KEY



7.25.11.43 DMA_ENC.KEY1

Address offset: 0x584


Bits 63:32 of DMA AES KEY



7.25.11.44 DMA ENC.KEY2

Address offset: 0x588

Bits 95:64 of DMA AES KEY




7.25.11.45 DMA_ENC.KEY3

Address offset: 0x58C




Bits 127:96 of DMA AES KEY



7.25.11.46 DMA_ENC.NONCE0

Address offset: 0x590
Bits 31:0 of DMA NONCE



7.25.11.47 DMA_ENC.NONCE1

Address offset: 0x594

Bits 63:32 of DMA NONCE

Α	W	NONCE1		Bits 63:32 of DMA NONCE	
ID					
Res	et 0x000	000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID			A A A A A A		A A
Bit r	number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0

7.25.11.48 DMA_ENC.NONCE2

Address offset: 0x598

Bits 95:64 of DMA NONCE


A W	NONCE2								Bit	s 9	5:6	4 of	DN	1A N	ON	CE												
ID R/W																												
Reset 0x000	00000	0	0	0	0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0 0	0	0	0	0 () (0	0	0	0	0 0
ID		Α	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α	A A	A A	Α	Α	Α.	Α Α	Α	Α	Α	A A	A A	A	Α	Α	Α.	А А
Bit number		31	30	29 :	28 2	7 26	5 25	24	23	22	21	20 :	19 1	8 17	' 16	15	14 1	3 12	2 11	10	9	8 7	7 6	5	4	3	2	1 0

7.25.11.49 DMA_ENC.ENABLE

Address offset: 0x59C

Enable stream cipher for EasyDMA





7.25.11.50 IFCONFIG1

Address offset: 0x600 Interface configuration.

Bit r	number			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				G G G G E C) A A A A A A A A A A A A A A A A A A A
Res	et 0x000	40480		0 0 0 0 0 0 0	0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0
ID					
Α	RW	SCKDELAY		[0255]	Minimum amount of time that the CSN pin must stay high
					before it can go low again. Value is specified in number of
					16 MHz periods (62.5 ns).
D	RW	DPMEN			Enter/exit deep power-down mode (DPM) for external
					flash memory.
			Exit	0	Exit DPM.
			Enter	1	Enter DPM.
E	RW	SPIMODE			Select SPI mode.
			MODE0	0	Mode 0: Data are captured on the clock rising edge and
					data is output on a falling edge. Base level of clock is 0
					(CPOL=0, CPHA=0).
			MODE3	1	Mode 3: Data are captured on the clock rising edge and
					data is output on a falling edge. Base level of clock is 1
					(CPOL=1, CPHA=1).
G	RW	SCKFREQ		[015]	SCK frequency is derived from PCLK192M with SCK
					frequency = PCLK192M / (2*(SCKFREQ + 1)).

7.25.11.51 STATUS

Address offset: 0x604

Status register.



Bit n	umber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				FFFFFF	F D C
Rese	t 0x000	000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
С	R	DPM			Deep power-down mode (DPM) status of external flash.
			Disabled	0	External flash is not in DPM.
			Enabled	1	External flash is in DPM.
D	R	READY			Ready status.
			READY	1	QSPI peripheral is ready. It is allowed to trigger new tasks,
					writing custom instructions or enter/exit DPM.
			BUSY	0	QSPI peripheral is busy. It is not allowed to trigger any new
					tasks, writing custom instructions or enter/exit DPM.
F	R	SREG			Value of external flash device Status Register. When the
					external flash has two bytes status register this field
					includes the value of the low byte.

7.25.11.52 DPMDUR

Address offset: 0x614

Set the duration required to enter/exit deep power-down mode (DPM).

Bit n	umber		31	30 2	29 2	8 27	26	25	24 2	23 2	2 2:	1 20	19	18 1	7 16	15	14 1	3 12	2 11	10	9 8	3 7	6	5	4	3	2 :	1 0
ID			В	В	ВЕ	3 B	В	В	В	В	ВВ	В	В	ВВ	В	Α	Α .	4 A	Α	Α	A A	, Δ	A	Α	Α	Α.	A A	4 A
Rese	t OxFFF	FFFF	1	1	1 1	l 1	1	1	1	1	1 1	. 1	1	1 1	. 1	1	1	l 1	1	1	1 1	1	. 1	1	1	1	1 :	1 1
ID																												
Α	RW	ENTER	[0.	.0xF	FFF]			-	Dur	atio	n ne	eede	ed by	ext	ern	al fl	ash 1	to e	nte	r DP	М.	Dur	atio	n			
									i	s gi	ven	as E	ENT	ER *	256	* 6	2.5	ns.										
В	RW	EXIT	[0.	.0xF	FFF]			-	Dur	atio	n ne	eede	ed by	ext	ern	al fl	ash 1	to e	xit [DPM	. Dı	urat	ion	is			
										give	n as	EX	IT *	256	* 62	2.5 ı	ıs.											

7.25.11.53 ADDRCONF

Address offset: 0x624

Extended address configuration.

Bit n	umber			31 30	29 2	8 27	26	25 2	4 23	3 22	21	20 1	19 1	8 1	7 16	15	14	13 1	2 13	l 10	9	8 7	6	5	4	3 2	1	0
ID						F	Ε	D C) C	С	С	С	C (c c	: с	В	В	В	ВВ	В	В	ВА	Α	Α	Α,	4 A	A	Α
Rese	t 0x000	000B7		0 0	0 (0 0	0	0 0	0	0	0	0	0 (0 0	0	0	0	0 (0 0	0	0	0 1	0	1	1 (0 1	1	1
ID																												
Α	RW	OPCODE		[0xFF	F0]				0	рсо	de 1	that	ent	ers	the	32-	bit	add	ress	ing	mo	de.						
В	RW	BYTE0		[0xFF	F0]				В	yte (0 fo	llow	ving	оро	cod	e.												
С	RW	BYTE1		[0xFF	F0]				В	yte :	1 fo	llow	ving	byt	e 0.													
D	RW	MODE							Ex	kten	ded	d ad	ldre	ssin	g m	ode	١.											
			NoInstr	0					D	o no	ot se	end	any	ins	truc	tior	٦.											
			Opcode	1					Se	end	opo	code	е.															
			OpByte0	2					Se	end	opo	code	e, B\	/TE().													
			All	3					Se	end	opo	code	e, B\	/TE(), B	YTE:	l.											
Ε	RW	WIPWAIT							W	/ait i	for	writ	te co	omp	olete	e be	fore	e se	ndir	g cc	mn	nand						
			Disable	0					N	o wa	ait.																	
			Enable	1					W	/ait.																		
F	RW	WREN							Se	end	WR	REN	(wr	ite e	enal	ole o	рс	ode	0x0	6) b	efo	e in	tru	ctio	n.			
			Disable	0					D	o no	ot se	end	WR	EN.														







7.25.11.54 CINSTRCONF

Address offset: 0x634

Custom instruction configuration register.

A new custom instruction is sent every time this register is written. The READY event will be generated when the custom instruction has been sent.


Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					H G F E D C B B B B A A A A A A
Rese	t 0x000	02000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
ID					
Α	RW	OPCODE		[0255]	Opcode of Custom instruction.
В	RW	LENGTH			Length of custom instruction in number of bytes.
			1B	1	Send opcode only.
			2B	2	Send opcode, CINSTRDATO.BYTEO.
			3B	3	Send opcode, CINSTRDATO.BYTE0 -> CINSTRDATO.BYTE1.
			4B	4	Send opcode, CINSTRDATO.BYTEO -> CINSTRDATO.BYTE2.
			5B	5	Send opcode, CINSTRDATO.BYTE0 -> CINSTRDATO.BYTE3.
			6B	6	Send opcode, CINSTRDATO.BYTEO -> CINSTRDAT1.BYTE4.
			7B	7	Send opcode, CINSTRDATO.BYTEO -> CINSTRDAT1.BYTE5.
			8B	8	Send opcode, CINSTRDATO.BYTEO -> CINSTRDAT1.BYTE6.
			9B	9	Send opcode, CINSTRDATO.BYTEO -> CINSTRDAT1.BYTE7.
С	RW	LIO2		[01]	Level of the IO2 pin (if connected) during transmission of
					custom instruction.
D	RW	LIO3		[01]	Level of the IO3 pin (if connected) during transmission of
					custom instruction.
E	RW	WIPWAIT			Wait for write complete before sending command.
			Disable	0	No wait.
			Enable	1	Wait.
F	RW	WREN			Send WREN (write enable opcode 0x06) before instruction.
			Disable	0	Do not send WREN.
			Enable	1	Send WREN.
G	RW	LFEN			Enable Long frame mode. When enabled, a custom
					instruction transaction has to be ended by writing the
					LFSTOP field.
			Disable	0	Long frame mode disabled
			Enable	1	Long frame mode enabled
Н	RW	LFSTOP			Stop (finalize) long frame transaction
			Stop	1	Stop

7.25.11.55 CINSTRDATO

Address offset: 0x638

Custom instruction data register 0.





7.25.11.56 CINSTRDAT1

Address offset: 0x63C

Custom instruction data register 1.

Bit n	umber		31 30	29 2	8 27 2	26 25	24	23 22	2 21	20 :	19 1	8 17	16	L5 14	13	12 1	1 10	9	8	7 6	5 5	4	3	2 1	L O
ID			D D	D [D D	D D	D	СС	. c	С	C C	: C	С	ВВ	В	В	3 B	В	В	\ <i>A</i>	A	Α	Α	A A	A A
Rese	et 0x000	00000	0 0	0 (0 0	0 0	0	0 0	0	0	0 0	0	0	0 0	0	0	0 0	0	0 () (0	0	0	0 () 0
ID								Desc																	
Α	RW	BYTE4	[00]	xFF]				Data	byt	e 4															
В	RW	BYTE5	[00]	xFF]				Data	byt	e 5															
С	RW	BYTE6	[00]	xFF]				Data	byt	e 6															
D	RW	BYTE7	[00]	xFF]				Data	byt	e 7															

7.25.11.57 IFTIMING

Address offset: 0x640

SPI interface timing.

Rit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
ID				ССС	
Rese	t 0x000	00200	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0	0 0 0 0 0 0 0
ID					
С	RW	RXDELAY	[70]	Timing related to sampling of the input serial dat	a. The
				value of RXDELAY specifies the number of presca	led 192
				MHz cycles delay from the the rising edge of the	SPI Clock
				(SCK) until the input serial data is sampled. For ea	xample, if
				RXDELAY is set to 0, the input serial data is samp	led on the
				rising edge of SCK.	

7.25.12 Electrical specification

7.25.12.1 Timing specification

Symbol	Description	Min.	Тур.	Max.	Units
F _{QSPI,CLK}	SCK frequency			96	MHz
DC _{QSPI,CLK}	SCK duty cycle				%
F _{QSPI,XIP,16}	XIP fetch frequency for 16 bit instructions			24	MHz
F _{QSPI,XIP,32}	XIP fetch frequency for 32 bit instructions			12	MHz
t _{MOH}	External memory output hold time	1.0			ns








Figure 139: QSPI memory timing diagram

7.26 RADIO — 2.4 GHz radio

The 2.4 GHz radio transceiver is compatible with multiple radio standards such as Bluetooth Low Energy, IEEE 802.15.4, and Nordic's proprietary modes.

The main features of RADIO are:

- Multidomain 2.4 GHz radio transceiver, with
 - Bluetooth Low Energy 1 Mbps and 2 Mbps modes
 - Bluetooth Low Energy Long Range (125 kbps and 500 kbps) modes
 - Angle of Arrival (AoA) and Angle of Departure (AoD) direction finding using Bluetooth Low Energy
 - IEEE 802.15.4 250 kbps mode
 - 1 Mbps and 2 Mbps Nordic proprietary modes
- Best in class link budget and low power operation
- Efficient data interface with EasyDMA support
- Automatic address filtering and pattern matching

EasyDMA, in combination with an automated packet assembler, packet disassembler, automated CRC generator and CRC checker, makes it easy to configure and use RADIO. See the following figure for details.




Figure 140: RADIO block diagram

RADIO includes a device address match unit and an interframe spacing control unit that can be utilized to simplify address whitelisting and interframe spacing respectively in Bluetooth Low Energy and similar applications.

RADIO also includes a received signal strength indicator (RSSI) and a bit counter. The bit counter generates events when a preconfigured number of bits are sent or received by RADIO.



7.26.1 Packet configuration

A RADIO packet contains the fields PREAMBLE, ADDRESS, S0, LENGTH, S1, PAYLOAD, and CRC. For Long Range (125 kbps and 500 kbps) Bluetooth Low Energy modes, fields CI, TERM1, and TERM2 are also included.

The content of a RADIO packet is illustrated in the following figures. RADIO sends the fields in the packet according to the sequence shown in the figures, starting on the left.




Figure 141: On-air packet layout




Figure 142: On-air packet layout for Long Range (125 kbps and 500 kbps) Bluetooth Low Energy modes

Not shown in the figures is the static payload add-on (the length of which is defined in PCNF1.STATLEN, and which is 0 bytes in a standard BLE packet). The static payload add-on is sent between PAYLOAD and CRC fields. RADIO sends the different fields in the packet in the order they are illustrated above, from left to right.

PREAMBLE is sent with least significant bit first on air. The size of the PREAMBLE depends on the mode selected in the MODE register:

- The PREAMBLE is one byte for MODE = Ble_1Mbit as well as all Nordic proprietary operating modes
 (MODE = Nrf_1Mbit and MODE = Nrf_2Mbit), and PCNFO.PLEN has to be set accordingly. If the first bit
 of the ADDRESS is 0, the preamble will be set to 0xAA. Otherwise the PREAMBLE will be set to 0x55.
- For MODE = Ble_2Mbit, the PREAMBLE must be set to 2 bytes through PCNF0.PLEN. If the first bit of the ADDRESS is 0, the preamble will be set to 0xAAAA. Otherwise the PREAMBLE will be set to 0x5555.
- For MODE = Ble LR125Kbit and MODE = Ble LR500Kbit, the PREAMBLE is 10 repetitions of 0x3C.
- For MODE = leee802154 250Kbit, the PREAMBLE is 4 bytes and set to all zeros.

Radio packets are stored in memory inside instances of a RADIO packet data structure as illustrated below. The PREAMBLE, ADDRESS, CI, TERM1, TERM2, and CRC fields are omitted in this data structure. Fields SO, LENGTH, and S1 are optional.




Figure 143: Representation of a RADIO packet in RAM

The byte ordering on air is always least significant byte first for the ADDRESS and PAYLOAD fields, and most significant byte first for the CRC field. The ADDRESS fields are always transmitted and received least significant bit first. The CRC field is always transmitted and received most significant bit first. The endianness, i.e. the order in which the bits are sent and received, of the SO, LENGTH, S1, and PAYLOAD fields can be configured via PCNF1.ENDIAN.





The sizes of the SO, LENGTH, and S1 fields can be individually configured via SOLEN, LFLEN, and S1LEN in PCNFO respectively. If any of these fields are configured to be less than 8 bits, the least significant bits of the fields are used.

If SO, LENGTH, or S1 are specified with zero length, their fields will be omitted in memory. Otherwise each field will be represented as a separate byte, regardless of the number of bits in their on-air counterpart.

Independent of the configuration of PCNF1.MAXLEN, the combined length of S0, LENGTH, S1, and PAYLOAD cannot exceed 258 bytes.

7.26.2 Address configuration

The on-air radio ADDRESS field is composed of two parts, the base address field and the address prefix field.

The size of the base address field is configurable via PCNF1.BALEN. The base address is truncated from the least significant byte if the PCNF1.BALEN is less than 4. See Definition of logical addresses on page 425.

The on-air addresses are defined in the BASEO/BASE1 and PREFIXO/PREFIX1 registers. It is only when writing these registers that the user must relate to the actual on-air addresses. For other radio address registers, such as the TXADDRESS, RXADDRESSES, and RXMATCH registers, logical radio addresses ranging from 0 to 7 are being used. The relationship between the on-air radio addresses and the logical addresses is described in the following table.

Logical address	Base address	Prefix byte
0	BASE0	PREFIXO.APO
1	BASE1	PREFIXO.AP1
2	BASE1	PREFIXO.AP2
3	BASE1	PREFIXO.AP3
4	BASE1	PREFIX1.AP4
5	BASE1	PREFIX1.AP5
6	BASE1	PREFIX1.AP6
7	BASE1	PREFIX1.AP7

Table 121: Definition of logical addresses

7.26.3 Data whitening

RADIO can do packet whitening and de-whitening which is enabled in PCNF1.WHITEEN. When enabled, whitening and de-whitening will be handled by RADIO automatically as packets are sent and received.

The whitening word is generated using polynomial $g(D) = D^7 + D^4 + 1$, which then is XORed with the data packet that is to be whitened, or de-whitened. The linear feedback shift register is initialized via DATAWHITEIV. See the following figure.




Figure 144: Data whitening and de-whitening



Whitening and de-whitening will be performed over the whole packet except for the preamble and the address fields.

Including the address field in CRC check (CRCCNF.SKIPADDR=Include) is not supported for whitened packets.

7.26.4 CRC

The CRC generator in RADIO calculates the CRC over the whole packet excluding the preamble.

If useful, the address field can be excluded from the CRC calculation as well. See the CRCCNF register for more information.

The CRC polynomial is configurable as illustrated in the following figure, where bit 0 in the CRCPOLY register corresponds to X^0 and bit 1 corresponds to X^1 etc. See CRCPOLY on page 483 for more information.




Figure 145: CRC generation of an n bit CRC

The figure shows that the CRC is calculated by feeding the packet serially through the CRC generator. Before the packet is clocked through the CRC generator, the CRC generator's latches b_0 through b_n will be initialized with a predefined value specified in the CRCINIT register. After the whole packet has been clocked through the CRC generator, b_0 through b_n will hold the resulting CRC. This value will be used by RADIO during both transmission and reception. Latches b_0 through b_n are not available to be read by the CPU at any time. However, a received CRC can be read by the CPU via the RXCRC register.

The length (n) of the CRC is configurable, see CRCCNF for more information.

Once the entire packet, including the CRC, has been received and no errors were detected, RADIO generates a CRCOK event. If CRC errors were detected, a CRCERROR event is generated.

The status of the CRC check can be read from the CRCSTATUS register after a packet has been received.

7.26.5 Radio states

Tasks and events are used to control the operating state of RADIO.

RADIO can enter the states described in the following table.



State	Description
DISABLED	No operations are going on inside RADIO and the power consumption is at a minimum
RXRU	RADIO is ramping up and preparing for reception
RXIDLE	RADIO is ready for reception to start
RX	Reception has been started and the addresses enabled in the RXADDRESSES register are being monitored
TXRU	RADIO is ramping up and preparing for transmission
TXIDLE	RADIO is ready for transmission to start
TX	RADIO is transmitting a packet
RXDISABLE	RADIO is disabling the receiver
TXDISABLE	RADIO is disabling the transmitter

Table 122: RADIO state diagram

A state diagram showing an overview of RADIO is shown in the following figure.




Figure 146: Radio states

This figure shows how the tasks and events relate to RADIO's operation. RADIO does not prevent a task from being triggered from the wrong state. If a task is triggered from the wrong state, for example if the RXEN task is triggered from the RXDISABLE state, this may lead to incorrect behavior. The PAYLOAD event is always generated even if the payload is zero.

The END to START shortcut should not be used with IEEE 802.15.4 250 kbps mode. Use the PHYEND to START shortcut instead.

The END to START shortcut should not be used with Long Range (125 kbps and 500 kbps) Bluetooth Low Energy modes. Use the PHYEND to START shortcut instead.

7.26.6 Transmit sequence

Before RADIO can transmit a packet, it must first ramp-up in TX mode. See TXRU in Radio states on page 427 and Transmit sequence on page 428. A TXRU ramp-up sequence is initiated when the TXEN task is triggered. After RADIO has successfully ramped up it will generate the READY event indicating that a packet transmission can be initiated. A packet transmission is initiated by triggering the START task. The START task can first be triggered after RADIO has entered into the TXIDLE state.

The following figure illustrates a single packet transmission where the CPU manually triggers the different tasks needed to control the flow of RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated in the following figure, RADIO will by default transmit 1s between READY and



START, and between END and DISABLED. What is transmitted can be programmed through the DTX field in the MODECNF0 register.




Figure 147: Transmit sequence

The following figure shows a slightly modified version of the transmit sequence where RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.




Figure 148: Transmit sequence using shortcuts to avoid delays

RADIO is able to send multiple packets one after the other without having to disable and re-enable RADIO between packets, as illustrated in the following figure.




Figure 149: Transmission of multiple packets



7.26.7 Receive sequence

Before RADIO is able to receive a packet, it must first ramp up in RX mode. See RXRU in Radio states on page 427 and Receive sequence on page 429 for more information.

An RXRU ramp up sequence is initiated when the RXEN task is triggered. After RADIO has successfully ramped up it will generate the READY event indicating that a packet reception can be initiated. A packet reception is initiated by triggering the START task. As illustrated in Radio states on page 427, the START task can first be triggered after RADIO has entered into the RXIDLE state.

The following figure shows a single packet reception where the CPU manually triggers the different tasks needed to control the flow of RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. RADIO will be listening and possibly receiving undefined data, represented with an 'X', from START and until a packet with valid preamble (P) is received.




Figure 150: Receive sequence

The following figure shows a modified version of the receive sequence, where RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.




Figure 151: Receive sequence using shortcuts to avoid delays

RADIO can receive consecutive packets without having to disable and re-enable RADIO between packets, as illustrated in the following figure.






Figure 152: Reception of multiple packets

7.26.8 Received signal strength indicator (RSSI)

RADIO implements a mechanism for measuring the power in the received signal. This feature is called received signal strength indicator (RSSI).

The RSSI is measured continuously and the value filtered using a single-pole IIR filter. After a signal level change, the RSSI will settle after approximately RSSI_{SETTLE}.

Sampling of the received signal strength is started by using the RSSISTART task. The sample can be read from the RSSISAMPLE register.

The sample period of the RSSI is defined by RSSI_{PERIOD}. The RSSISAMPLE will hold the filtered received signal strength after this sample period.

For the RSSI sample to be valid, RADIO has to be enabled in RX mode (RXEN task) and the reception has to be started (READY event followed by START task).

7.26.9 Interframe spacing (IFS)

Interframe spacing (IFS) is defined as the time, in microseconds, between two consecutive packets, starting from when the end of the last bit of the previous packet is received, to the beginning of the first bit of the subsequent packet that is transmitted.

RADIO can enforce this interval, as specified in the TIFS register, as long as the TIFS register is not specified to be shorter than RADIO's turnaround time (i.e. the time needed to switch off the receiver, and then switch the transmitter back on). The TIFS register can be written any time before the last bit on air is received.

This timing is illustrated in the following figure.






Figure 153: IFS timing detail

The TIFS duration starts after the last bit on air (just before the END event), and elapses with the first bit being transmitted on air (just after READY event).

TIFS is only enforced if the shortcuts END to DISABLE and DISABLED to TXEN or END to DISABLE and DISABLED to RXEN are enabled.

TIFS is qualified for use in IEEE 802.15.4 250kbps mode, Bluetooth Low Energy Long Range (125 kbps and 500 kbps) modes, and Bluetooth Low Energy 1 Mbps and 2 Mbps modes, using the default ramp-up mode.

SHORTS and TIFS registers are not double-buffered, and can be updated at any point before the last bit on air is received. The MODE register is double-buffered and sampled at the TXEN or RXEN task.

7.26.10 Device address match

The device address match feature is tailored for address whitelisting in Bluetooth Low Energy and similar implementations.

This feature enables on-the-fly device address matching while receiving a packet on air. This feature only works in receive mode and when RADIO is configured for little endian, see PCNF1.ENDIAN for more information.

The device address match unit assumes that the first 48 bits of the payload are the device address and that bit number 6 in S0 is the TxAdd bit. See the *Bluetooth Core Specification* for more information about device addresses, TxAdd, and whitelisting.

RADIO is able to listen for eight different device addresses at the same time. These addresses are specified in a DAB/DAP register pair, one pair per address, in addition to a TxAdd bit configured in the DACNF register. The DAB register specifies the 32 least significant bits of the device address, while the DAP register specifies the 16 most significant bits of the device address.

Each of the device addresses can be individually included or excluded from the matching mechanism. This is configured in the DACNF register.

7.26.11 Bit counter

RADIO implements a simple counter that can be configured to generate an event after a specific number of bits have been transmitted or received.



By using shortcuts, this counter can be started from different events generated by RADIO and count relative to these.

The bit counter is started by triggering the BCSTART task, and stopped by triggering the BCSTOP task. A BCMATCH event will be generated when the bit counter has counted the number of bits specified in the BCC register. The bit counter will continue to count bits until the DISABLED event is generated or until the BCSTOP task is triggered. After a BCMATCH event, the CPU can reconfigure the BCC value for new BCMATCH events within the same packet.

The bit counter can only be started after RADIO has received the ADDRESS event.

The bit counter will stop and reset on either the BCSTOP, STOP, or DISABLE task, or the END event.

The following figure shows how the bit counter can be used to generate a BCMATCH event in the beginning of the packet payload, and again generate a second BCMATCH event after sending 2 bytes (16 bits) of the payload.




Figure 154: Bit counter example

7.26.12 Direction finding

RADIO implements the Angle of Arrival (AoA) and Angle of Departure (AoD) Bluetooth Low Energy feature, which can be used to determine the direction of a peer device. The feature is available for the Bluetooth Low Energy 1 and 2 Mbps modes.

When using this feature, the transmitter sends a packet with a constant tone extension (CTE) appended to the packet, after the CRC. During the CTE, the receiver can take IQ samples of the incoming signal.

An antenna array is employed at the transmitter (AoD) or at the receiver (AoA). The AoD transmitter, or AoA receiver, switches between the antennas, in order to collect IQ samples from the different antenna pairs. The IQ samples can be used to calculate the relative path lengths between the antenna pairs, which can be used to estimate the direction of the transmitter.

7.26.12.1 CTE format

The CTE is from 16 μ s to 160 μ s and consists of an unwhitened sequence of 1s, equivalent to a continuous tone nominally offset from the carrier by +250 kHz for the Bluetooth Low Energy 1 Mbps PHY and +500 kHz for the 2 Mbps Bluetooth Low Energy PHY. The format of the CTE, when switching and/or sampling, is shown in the following figure.






Figure 155: Constant tone extension (CTE) structure

Antenna switching is performed during switch slots and the guard period. The AoA/AoD feature requires that one IQ sample is taken for each microsecond within the reference period, and once for each sample slot. Oversampling is possible by changing the sample spacing as described in IQ sampling on page 436. The switch slot and sample slot durations are either 1 or 2 μ s, but must be equal. The format of the CTE and switching and sampling procedures may be configured prior to, or during, packet transmission and reception. Alternatively, during packet reception, these operations can be configured by reading specific fields of the packet contents.

7.26.12.2 Mode

Depending on the DFEMODE, the device performs the procedures shown in the following table.

			DFEN	MODE	
		AO	A	AC	DO
		тх	RX	тх	RX
	Generating and transmitting CTE	х		х	
AoA/AoD Procedure	Receiving, interpreting, and sampling CTE		х		х
	Antenna switching		x	x	

Table 123: AoA/AoD Procedures performed as a function of DFEMODE and TX/RX mode

7.26.12.3 Inline configuration

When inline configuration is enabled during RX, further configuration of the AoA/AoD procedures is performed based on the values of the CP bit and the CTEInfo octet within the packet. This is enabled by setting CTEINLINECONF.CTEINLINECTRLEN. The CTEInfo octet is present only if the CP bit is set. The position of the CP bit and CTEInfo octet depends on whether the packet has a *Data Channel PDU* (CTEINLINECONF.CTEINFOINS1=InS1), or an *Advertising Channel PDU* (CTEINLINECONF.CTEINFOINS1=NotInS1).

Data channel PDU

For Data Channel PDUs, PCNF0.SOLEN must be 1 byte, and PCNF0.LFLEN must be 8 bits. To determine if S1 is present, the registers CTEINLINECONF.SOMASK and CTEINLINECONF.SOCONF forms a bitwise mask-and-test for the S0 field. If the bitwise AND between S0 and S0MASK equals S0CONF, then S1 is determined to be present. When present, the value of PCNF0.S1LEN will be ignored, as this is decided by the CP bit in the the following figure.




Figure 156: Data channel PDU header

When encrypting and decrypting Bluetooth Low Energy packets using the CCM peripheral, it is also required to set PCNF0.S1INCL=1. The CCM mode must be configured to use an 8-bit length field. The value of the CP bit is included in the calculation of the MIC, while the S1 field is ignored by the CCM calculation.



Advertising channel PDU

For advertising channel PDUs, the CTEInfo Flag replaces the CP bit. The CTEInfo Flag is within the extended header flag field in some of the advertising PDUs that employ the common extended advertising payload format (i.e. AUX_SYNC_IND, AUX_CHAIN_IND). The format of such packets is shown in the following figure.




Figure 157: Advertising channel PDU header

The CTEINLINECONF.SOCONF and CTEINLINECONF.SOMASK fields can be configured to accept only certain advertising PDU Types. If the extended header length is non-zero, the CTEInfo extended header flag is checked to determine whether CTEInfo is present. If a bit before the CTEInfo flag within the extended header flags is set, then the CTEInfo position is postponed 6 octets.

CTEInfo parsing

The CTEInfo field is shown in the following figure.



Figure 158: CTEInfo field

The CTETIME field defines the length of the CTE in 8 μ s units. The valid upper bound of values can be adjusted using CTEINLINECONF.CTETIMEVALIDRANGE, including allowing use of the RFU bit within this field. If the CTETIME field is an invalid value of either 0 or 1, the CTE is assumed to be the minimum valid length of 16 μ s. The slot duration is determined by the CTEType field. In RX mode this determines whether the sample spacing as defined in CTEINLINECONF.CTEINLINERXMODE1US or CTEINLINECONF.CTEINLINERXMODE2US is used.

СТЕТуре	Description	TX switch spacing	RX sample spacing during	Sample spacing RX during
			reference period	reference period
0	AoA, no switching	-	TSAMPLESPACING1	TSAMPLESPACING2
1	AoD, 1 μs slots	2 μs	TSAMPLESPACING1	CTEINLINERXMODE1US
2	AoD, 2 μs slots	4 μs	TSAMPLESPACING1	CTEINLINERXMODE2US
3	Reserved for future use			

Table 124: Switching and sampling spacing based on CTEType

7.26.12.4 Manual configuration

If CTEINLINECONF.CTEINLINECTRLEN is not set, then the packet is not parsed to determine the CTE parameters and the antenna switching and sampling is controlled by other registers (see Antenna switching on page 435). The length of the CTE is given in 8 µs units by DFECTRL1.NUMBEROF8US. The start of the antenna switching and/or sampling (denoted as an AoA/AoD procedure), can be configured to start at some trigger with an additional offset. Using DFECTRL1.DFEINEXTENSION, the trigger can be configured to be the end of the CRC, or alternatively, the ADDRESS event. The additional offset for antenna switching is configured using DFECTRL2.TSWITCHOFFSET. Similarly, the additional offset for antenna sampling is configured using DFECTRL2.TSAMPLEOFFSET.



7.26.12.5 Receive- and transmit sequences

The addition of the CTE to the transmitted packet is illustrated in the following figure.




Figure 159: Transmit sequence with DFE

The presence of CTE within a received packet is signalled by the CTEPRESENT event illustrated in the following figure.




Figure 160: Receive sequence with DFE

7.26.12.6 Antenna switching

RADIO can control up to 8 GPIO pins in order to control external antenna switches used in direction finding.

Pin configuration

The eight antenna selection signals are mapped to physical pins according to the pin numbers specified in the PSEL.DFEGPIO[n] registers. Only pins that have the PSEL.DFEGPIO[n].CONNECTED field set to Connected will be controlled by RADIO. Pins that are disconnected will be controlled by GPIO.

During transmission in AoD TX mode or reception in AoA RX mode, RADIO automatically acquires the pins as needed. At times when RADIO does not use the pin, the pin is released to its default state and controlled by the GPIO configuration. Thus, the pin must be configured using the GPIO peripheral.



Pin acquired by RADIO	Direction	Value	Comment
Yes	Output	Specified in SWITCHPATTERN	Pin acquired by RADIO, and in use for DFE.
No	Specified by GPIO	Specified by GPIO	DFE not in progress. Pin has not been acquired by RADIO, but is available for
			DFE use.

Table 125: Pin configuration matrix for a connected and enabled pin [n]

Switch pattern configuration

The values of the GPIOs while switching during the CTE are configured by writing successively to the SWITCHPATTERN register. The first write to SWITCHPATTERN is the GPIO pattern applied from the call of TASKS_TXEN or TASKS_RXEN until the first antenna switch is triggered. The second write sets the pattern for the reference period and is applied at the start of the guard period. The following writes set the pattern for the remaining switch slots and are applied at the start of each switch slot. If writing beyond the total number of antenna slots, the pattern will wrap to SWITCHPATTERN[2] and start over again. During operation, when the end of the SWITCHPATTERN buffer is reached, RADIO cycles back to SWITCHPATTERN[2]. At the end of the AoA/AoD procedure, SWITCHPATTERN[0] is applied to DFECTRL1.TSWITCHSPACING after the previous antenna switch. The SWITCHPATTERN buffer can be erased/cleared using CLEARPATTERN.

A minimum number of three patterns must be written to the SWITCHPATTERN register.

If CTEINLINECONF.CTEINLINECTRLEN is not set, then the antenna switch spacing is determined by DFECTRL1.TSWITCHSPACING (see Switching and sampling spacing based on CTEType on page 434). DFECTRL2.TSWITCHOFFSET determines the position of the first switch compared to the configurable start of CTE (see DFECTRL1.DFEINEXTENSION).

7.26.12.7 IQ sampling

RADIO uses DMA to write IQ samples recorded during the CTE to RAM. Alternatively, the magnitude and phase of the samples can be recorded using the DFECTRL1.SAMPLETYPE field. The samples are written to the location in RAM specified by DFEPACKET.PTR. The maximum number of samples to transfer are specified by DFEPACKET.MAXCNT and the number of samples transferred are given in DFEPACKET.AMOUNT. The IQ samples are recorded with respect to the RX carrier frequency. The format of the samples is provided in the following table.

SAMPLETYPE	Field	Bits	Description		
0: I_Q (default)	: I_Q (default) Q 31:16		12 bits signed, sign extended to 16 bits. Out of range samples are saturated at value -32768.		
	1	15:0			
1: MagPhase	reserved	31:29	Always zero		
	magnitude	28:16	13 bits unsigned. Equals $1.646756*sqrt(I^2 + Q^2)$.		
	phase	15:0	9 bits signed, sign extended to 16 bits. Equals 64*atan2(Q, I) in the range [-201,201].		

Table 126: Format of samples

Oversampling is configured separately for the reference period and for the time after the reference period. During the reference period, the sample spacing is determined by DFECTRL1.TSAMPLESPACINGREF.

DFECTRL2.TSAMPLEOFFSET allows fine tuning the position of the samples in steps of 16 MHz periods (62.5 ns)

For the time after the reference period, if CTEINLINECONF.CTEINLINECTRLEN is disabled, the sample spacing is set in DFECTRL1.TSAMPLESPACING. However, when CTEINLINECONF.CTEINLINECTRLEN is enabled, the sample spacing is determined by two different registers, depending on whether the device is in AoA or AoD RX-mode.

For AoD RX mode, the sample spacing after the reference period is determined by the CTEType in the packet, as listed in the following table.

NORDIC SEMICONDUCTOR

СТЕТуре	Sample spacing
AoD 1 µs slots	CTEINLINECONF.CTEINLINERXMODE1US
AoD 2 μs slots	CTEINLINECONF.CTEINLINERXMODE2US
Other	DFECTRL1.TSAMPLESPACING

Table 127: Sample spacing when CTEINLINECONF.CTEINLINECTRLEN is set and the device is in AoD RX mode

For AoA RX mode, the sample spacing after the reference period is determined by DFECTRL1.TSWITCHSPACING, as listed in the following table.

DFECTRL1.TSWITCHSPACING	Sample spacing
2 μs	CTEINLINECONF.CTEINLINERXMODE1US
4 μs	CTEINLINECONF.CTEINLINERXMODE2US
Other	DFECTRL1.TSAMPLESPACING

Table 128: Sample spacing when CTEINLINECONF.CTEINLINECTRLEN is set and the device is in AoA RX mode

For the reference and switching periods, DFECTRL1.TSAMPLESPACINGREF and DFECTRL1.TSAMPLESPACING can be used to achieve oversampling.

7.26.13 IEEE 802.15.4 operation

With the MODE=Ieee802154_250kbit, RADIO will comply with the IEEE 802.15.4-2006 standard implementing its 250 kbps, 2450 MHz, O-QPSK PHY.

The IEEE 802.15.4 standard differs from Nordic's proprietary and Bluetooth Low Energy modes. Notable differences include modulation scheme, channel structure, packet structure, security, and medium access control.

The main features of the IEEE 802.15.4 mode are:

- Ultra-low power 250 kbps, 2450 MHz, IEEE 802.15.4-2006 compliant link
- Clear channel assessment (CCA)
- Energy detection (ED) scan
- CRC generation

7.26.13.1 Packet structure

The IEEE 802.15.4 standard defines an on-the-air frame/packet that is different from what is used in Bluetooth Low Energy.

The following figure provides an overview of the physical frame structure and its timing.




Figure 161: IEEE 802.15.4 frame format (PPDU)

The standard uses the term *octet* for an 8-bit storage unit within the PPDU. For timing, the value *symbol* is used, and it has a duration of $16 \mu s$.

The total usable payload (PSDU) is 127 octets, but when CRC is in use, this is reduced to 125 octets of usable payload.



The preamble sequence consists of four octets that are all zero, and are used for synchronizing RADIO's receiver. Following the preamble is the single octet *start of frame delimiter (SFD)*, with a fixed value of 0xA7. An alternate SFD can be programmed through the SFD register, providing an initial level of frame filtering for those who choose non-standard compliance. It is a valuable feature when operating in a congested or private network. The preamble sequence and the SFD are generated by RADIO, and are not programmed by the user into the frame buffer.

Following the five octet *synchronization header (SHR)* is the single octet *phy header (PHR)*. The least significant seven bits of PHR denote the frame length of the following PSDU. The most significant bit is reserved and is set to 0 for frames that are standard compliant. RADIO reports all eight bits which can be used to carry additional information. The PHR is the first byte written to the frame data memory pointed to by PACKETPTR. Frames with zero length are discarded, and the FRAMESTART event is not generated in this case.

The next N octets carry the data of the PHY packet, where N equals the value of the PHR. For an implementation also using the IEEE 802.15.4 medium access control (MAC) layer, the PHY data is a MAC frame of N-2 octets, since two octets occupy a CRC field.

An IEEE 802.15.4 MAC layer frame consists of the following:

- A header:
 - The frame control field (FCF)
 - The sequence number
 - Addressing fields
- A payload
- The 16-bit frame control sequence (FCS)




Figure 162: IEEE 802.15.4 frame format (MPDU)

The two FCF octets contain information about the frame type, addressing, and other control flags. This field is decoded when using the assisted operating modes offered by RADIO.

The sequence number is a single octet in size and is unique for a frame. It is used in the associated acknowledgement frame sent upon successful frame reception.

The addressing field can be zero (acknowledgement frame) or up to 20 octets in size. The field is used to direct packets to the correct recipient and denote its origin. IEEE 802.15.4 bases its addressing on networks being organized in PANs with 16-bit identifier and nodes having a 16-bit or 64-bit address. In the assisted receive mode, these parameters are analyzed for address matching and acknowledgement.

The MAC payload carries the data of the next higher layer, or in the case of a MAC command frame, information used by the MAC layer itself.



The two last octets contain the 16-bit ITU-T CRC. The FCS is calculated over the MAC header (MHR) and MAC payload (MSDU) parts of the frame. This field is calculated automatically when sending a frame, or indicated in the CRCSTATUS register when a frame is received. If configured, this feature is maintained autonomously by the CRC module.

7.26.13.2 Operating frequencies

The IEEE 802.15.4 standard defines 16 channels in the 2450 MHz frequency band. The channels are numbered from 11 to 26, and each channel is 5 MHz wide.

To choose the correct channel center frequency, the FREQUENCY register must be programmed according to the following table.

IEEE 802.15.4 channel	Center frequency (MHz)	FREQUENCY setting
Channel 11	2405	5
Channel 12	2410	10
Channel 13	2415	15
Channel 14	2420	20
Channel 15	2425	25
Channel 16	2430	30
Channel 17	2435	35
Channel 18	2440	40
Channel 19	2445	45
Channel 20	2450	50
Channel 21	2455	55
Channel 22	2460	60
Channel 23	2465	65
Channel 24	2470	70
Channel 25	2475	75
Channel 26	2480	80

Table 129: IEEE 802.15.4 center frequency definition

7.26.13.3 Energy detection (ED)

As required by the IEEE 802.15.4 standard, it must be possible to sample the received signal power within the bandwidth of a channel, for the purpose of determining presence of activity.

To prevent the channel signal from being decoded, the shortcut between the READY event and the START task should be disabled before putting RADIO in receive mode. The energy detection (ED) measurement time, where RSSI samples are averaged, is 8 symbol periods, corresponding to 128 µs. The standard further specifies the measurement to be a number between 0 and 255, where 0 shall indicate received power less than 10 dB above the selected receiver sensitivity. The power range of the ED values must be at least a 40 dB linear mapping with accuracy of ±6 dB. See section 6.9.7 Receiver ED in the IEEE 802.15.4 standard for further details.

The following example shows how to perform a single energy detection measurement and convert to IEEE 802.15.4 scale.




IEEE 802.15.4 ED measurement example

```
#define ED_RSSISCALE 4 // From electrical specifications
uint8_t sample_ed(void)
{
   int val;
   NRF_RADIO->TASKS_EDSTART = 1; // Start
   while (NRF_RADIO->EVENTS_EDEND != 1) {
        // CPU can sleep here or do something else
        // Use of interrupts are encouraged
      }
   val = NRF_RADIO->EDSAMPLE * ED_RSSISCALE; // Read level
   return (uint8_t)(val>255 ? 255 : val); // Convert to IEEE 802.15.4 scale
}
```

For scaling between hardware value and dBm, see equation Conversion between hardware value and dBm on page 442.

The mlme-scan.req primitive of the MAC layer uses the ED measurement to detect channels where there might be wireless activity. To assist this primitive, a tailored mode of operation is available where the ED measurement runs for a defined number of iterations keeping track of the maximum ED level. This is enganged by writing the EDCNT register to a value different from 0, where it will run the specified number of iterations and report the maximum energy measurement in the EDSAMPLE register. The scan is started with EDSTART task and its end indicated with the EDEND event. This significantly reduces the interrupt frequency and therefore power consumption. The following figure shows how the ED measurement will operate depending on the EDCNT register.






Figure 163: Energy detection measurement examples

The scan is stopped by writing the EDSTOP task. It is followed by the EDSTOPPED event when the module has terminated.

7.26.13.4 Clear channel assessment (CCA)

The IEEE 802.15.4 standard implements a listen-before-talk channel access method to avoid collisions when transmitting, known as *carrier sense multiple access with collision avoidance (CSMA-CA)*. The key part of this is measuring if the wireless medium is busy or not.



The following clear channel assesment modes are supported:

- CCA Mode 1 (energy above threshold) The medium is reported busy upon detecting any energy above the ED threshold.
- *CCA Mode 2* (carrier sense only) The medium is reported busy upon detection of a signal compliant with the IEEE 802.15.4 standard with the same modulation and spreading characteristics.
- CCA Mode 3 (carrier sense with energy above threshold) The medium is reported busy using a logical combination (AND/OR) between the results from CCA Mode 1 and CCA Mode 2.

The clear channel assessment should survey a period equal to 8 symbols or 128 μs.

RADIO must be in RX mode and be able to receive correct packets when performing the CCA. The shortcut between READY and START must be disabled if baseband processing is not to be performed while the measurement is running.

Register EDSAMPLE on page 487 is updated at the end of the clear channel assessment and can be used to read the energy level measured during the procedure. For CCACTRL.CCAMODE=EdModeEdModeTest1, EDSAMPLE holds the first ED measurement. For the other CCA modes, EDSAMPLE holds the average ED value.

CCA Mode 1

CCA Mode 1 is enabled by first configuring the field CCACTRL.CCAMODE=EdMode and writing the CCACTRL.CCAEDTHRES field to a chosen value. Once the CCASTART task is written, RADIO will perform an ED measurement for 8 symbols and compare the measured level with that found in the CCACTRL.CCAEDTHRES field. If the measured value is higher than or equal to this threshold, the CCABUSY event is generated. If the measured level is less than the threshold, the CCAIDLE event is generated.

CCA Mode 2

CCA Mode 2 is enabled by configuring CCACTRL.CCAMODE=CarrierMode. RADIO will sample to see if a valid SFD is found during the 8 symbols. If a valid SFD is detected, the CCABUSY event is generated and the device should not send any data. The CCABUSY event is also generated if the scan was performed during an ongoing frame reception. In the case where the measurement period completes with no SFD detection, the CCAIDLE event is generated. When CCACTRL.CCACORRCNT is not zero, the algorithm will look at the correlator output in addition to the SFD detection signal. If a SFD is reported during the scan period, it will terminate immidiately indicating busy medium. Similarly, if the number of peaks above CCACTRL.CCACORRTHRES crosses the CCACTRL.CCACORRCNT, the CCACTRL.CCABUSY event is generated. If less than CCACORRCOUNT crossings are found and no SFD is reported, the CCAIDLE event will be generated and the device can send data.

CCA Mode 3

CCA Mode 3 is enabled by configuring CCACTRL.CCAMODE=CarrierAndEdMode or CCACTRL.CCAMODE=CarrierOrEdMode, performing the required logical combination of the result from CCA Mode 1 and 2. The CCABUSY or CCAIDLE events are generated by ANDing or ORing the energy above threshold and carrier detection scans.

Shortcuts

An ongoing CCA can always be stopped by issuing the CCASTOP task. This will trigger the associated CCASTOPPED event.

For CCA mode automation, the following shortcuts are available:

To automatically switch between RX mode (when performing the CCA) and to TX mode where the
packet is sent, the shortcut between CCAIDLE and TXEN, in conjunction with the short between
CCAIDLE and STOP must be used.

NORDIC

- To automatically disable RADIO whenever the CCA reports a busy medium, the shortcut between CCABUSY and DISABLE can be used.
- To immediately start a CCA after ramping up into RX mode, the shortcut between RXREADY and CCASTART can be used.

Conversion

The conversion from a CCAEDTHRES, LQI, or EDSAMPLE value to dBm can be done with the following equation, where VAL_{HARDWARE} is either CCAEDTHRES, LQI, or EDSAMPLE. LQI and EDSAMPLE are hardware-reported values, while CCAEDTHRES is set by software. Constants ED_RSSISCALE and ED_RSSIOFFS are from electrical specifications.

```
P_{RF}[dBm] = ED_RSSIOFFS + VAL_{HARDWARE}
```

Figure 164: Conversion between hardware value and dBm

The ED_RSSISCALE constant is used to calculate power in 802.15.4 units (0-255):

```
P_{RF}[802.15.4 \text{ units}] = MIN(ED_RSSISCALE \times VAL_{HARDWARE}, 255)
```

Figure 165: Conversion between hardware value and 802.15.4 units (0-255)

7.26.13.5 Cyclic redundancy check (CRC)

The IEEE 802.15.4 standard uses a 16-bit ITU-T cyclic redundancy check (CRC) calculated over the MAC header (MHR) and MAC service data unit (MSDU).

The standard defines the following generator polynomial:

```
G(x) = x^{16} + x^{12} + x^5 + 1
```

In RX mode, RADIO will trigger the CRC module when the first octet after the frame length (PHR) is received. The CRC will then update on each consecutive octet received. When a complete frame is received the CRCSTATUS register will be updated accordingly and the CRCOK or CRCERROR events generated. When the CRC module is enabled it will not write the two last octets (CRC) to the frame Data RAM. When transmitting, the CRC will be computed on the fly, starting with the first octet after PHR, and inserted as the two last octets in the frame. The EasyDMA will fetch frame length minus 2 octets from RAM and insert the CRC octets at their correct positions in the frame.

The following code shows how to configure the CRC module for correct operation when in IEEE 802.15.4 mode. The CRCCNF is written to 16-bit CRC and the CRCPOLY is written to 0×11021 . The start value used by IEEE 802.15.4 is 0 and CRCINIT is configured to reflect this.

The ENDIANESS subregister must be set to little-endian since the FCS field is transmitted from left bit to right.

7.26.13.6 Transmit sequence

The transmission is started by first putting RADIO in RX mode and triggering the RXEN task.

An outline of the IEEE 802.15.4 transmission is illustrated in the following figure.






Figure 166: IEEE 802.15.4 transmit sequence

The receiver will ramp up and enter the RXIDLE state where the READY event is generated. Upon receiving the ready event, the CCA is started by triggering the CCASTART task. The chosen mode of assessment (CCACTRL.CCAMODE register) will be performed and signal the CCAIDLE or CCABUSY event 128 µs later. If the CCABUSY event is received, RADIO will have to retry the CCA after a specific back-off period. This is outlined in the IEEE 802.15.4 standard, Figure 69 in section 7.5.1.4 The CSMA-CA algorithm.

If the CCAIDLE event is generated, a write to the TXEN task register enters RADIO in TXRU state. The READY event will be generated when RADIO is in TXIDLE state and ready to transmit. With the PACKETPTR pointing to the length (PHR) field of the frame, the START task can be written. RADIO will send the four octet preamble sequence followed by the start of frame delimiter (SFD register). The first byte read from the Data RAM is the length field (PHR) followed by the transmission of the number of bytes indicated as the frame length. If the CRC module is configured it will run for PHR-2 octets. The last two octets will be substituted with the results from running the CRC. The necessary CRC parameters are sampled on the START task. The FCS field of the frame is little endian.

In addition to the already available shortcuts, one is provided between the READY event and the CCASTART task so that a CCA can automatically start when the receiver is ready. A second shortcut has been added between the CCAIDLE event and the TXEN task, so that upon detecting a clear channel RADIO can immediately enter TX mode.

7.26.13.7 Receive sequence

The reception is started by first putting RADIO in receive mode. After writing to the RXEN task, RADIO will start ramping up and enter the RXRU state.

When the READY event is generated, RADIO enters the RXIDLE mode. For the baseband processing to be enabled, the START task must be written. An outline of the IEEE 802.15.4 reception can be found in the following figure.






Figure 167: IEEE 802.15.4 receive sequence

When a valid SHR is received, RADIO will start storing future octets (starting with PHR) to the data memory pointed to by PACKETPTR. After the SFD octet is received, the FRAMESTART event is generated. If the CRC module is enabled it will start updating with the second byte received (first byte in payload) and run for the full frame length. The two last bytes in the frame are not written to RAM when CRC is configured. However, if the result of the CRC after running the full frame is zero, the CRCOK event will be generated. The END event is generated when the last octet has been received and is available in data memory.

When a packet is received, a link quality indicator (LQI) is also generated and appended immediately after the last received octet. When using an IEEE 802.15.4 compliant frame, this will be just after the MSDU since the FCS is not reported. In the case of a non-compliant frame, it will be appended after the full frame. The LQI reported by the hardware must be converted to the IEEE 802.15.4 range by an 8-bit saturating multiplication of 4, as shown in IEEE 802.15.4 ED measurement example on page 440. The LQI is only valid for frames equal to or longer than three octets. When receiving a frame, the RSSI (reported as negative dB) will be measured at three points during the reception. These three values will be sorted and the middle one selected (median 3) to be remapped within the LQI range. The following figure illustrates the LQI measurement and how the data is arranged in data memory.






Figure 168: IEEE 802.15.4 frame in data memory

A shortcut has been added between the FRAMESTART event and the BCSTART task. This can be used to trigger a BCMATCH event after N bits, such as when inspecting the MAC addressing fields.

7.26.13.8 Interframe spacing (IFS)

The IEEE 802.15.4 standard defines a specific time that is alotted for the MAC sublayer to process received data. The interframe spacing (IFS) is used to prevent two frames from being transmitted too close together. If the transmission is requesting an acknowledgement, the space before the second frame shall be at least one IFS period.

IFS is determined to be one of the following:

- IFS equals macMinSIFSPeriod (12 symbols) if the MPDU is less than or equal to aMaxSIFSFrameSize (18 octets) octets
- IFS equals macMinLIFSPeriod (40 symbols) if the MPDU is larger than aMaxSIFSFrameSize

Using the efficient assisted modes in RADIO, the TIFS will be programmed with the correct value based on the frame being transmitted. If the assisted modes are not in use, the TIFS register must be updated manually. The following figure provides details on what IFS period is valid in both acknowledged and unacknowledged transmissions.






Figure 169: Interframe spacing examples

7.26.14 EasyDMA

RADIO uses EasyDMA to read and write packets to RAM without CPU involvement.

As illustrated in RADIO block diagram on page 423, RADIO's EasyDMA utilizes the same PACKETPTR for receiving and transmitting packets. This pointer should be reconfigured by the CPU each time before RADIO is started by the START task. The PACKETPTR register is double-buffered, meaning that it can be updated and prepared for the next transmission.

The END event indicates that the last bit has been processed by RADIO. The DISABLED event is issued to acknowledge that a DISABLE task is done.

The structure of a packet is described in detail in Packet configuration on page 424. The data that is stored in Data RAM and transported by EasyDMA consists of the following fields:

- S0
- LENGTH
- S1
- PAYLOAD

In addition, a static add-on is sent immediately after the payload.

The size of each of the above fields in the frame is configurable (see Packet configuration on page 424), and the space occupied in RAM depends on these settings. The size of the field can be zero, as long as the resulting frame complies with the chosen RF protocol.

All fields are extended in size to align with a byte boundary in RAM. For instance, a 3-bit long field on air will occupy 1 byte in RAM while a 9-bit long field will be extended to 2 bytes.

The packet's elements can be configured as follows:

- CI, TERM1, and TERM2 fields are only present in Bluetooth Low Energy Long Range mode
- SO is configured through the PCNFO.SOLEN field
- LENGTH is configured through the PCNFO.LFLEN field
- S1 is configured through the PCNFO.S1LEN field
- Payload size is configured through the value in RAM corresponding to the LENGTH field
- Static add-on size is configured through the PCNF1.STATLEN field

The PCNF1.MAXLEN field configures the maximum packet payload plus add-on size in number of bytes that can be transmitted or received by RADIO. This feature can be used to ensure that RADIO does not overwrite, or read beyond, the RAM assigned to the packet payload. This means that if the LENGTH field of the packet payload exceedes PCNF1.STATLEN, and the LENGTH field in the packet specifies a packet larger than configured in PCNF1.MAXLEN, the payload will be truncated to the length specified in PCNF1.MAXLEN.

446



Note: The PCNF1.MAXLEN field includes the payload and the add-on, but excludes the size occupied by the SO, LENGTH, and S1 fields. This has to be taken into account when allocating RAM.

If the payload and add-on length is specified larger than PCNF1.MAXLEN, RADIO will still transmit or receive in the same way as before, except the payload is now truncated to PCNF1.MAXLEN. The packet's LENGTH field will not be altered when the payload is truncated. RADIO will calculate CRC as if the packet length is equal to PCNF1.MAXLEN.

Note: If PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

The END event indicates that the last bit has been processed by RADIO. The DISABLED event is issued to acknowledge that an DISABLE task is done.

7.26.15 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x41008000 NETWORK	RADIO	RADIO	NS	NA	2.4 GHz radio	

Table 130: Instances

Register	Offset	Security	Description
TASKS_TXEN	0x000		Enable RADIO in TX mode
TASKS_RXEN	0x004		Enable RADIO in RX mode
TASKS_START	0x008		Start RADIO
TASKS_STOP	0x00C		Stop RADIO
TASKS_DISABLE	0x010		Disable RADIO
TASKS_RSSISTART	0x014		Start the RSSI and take one single sample of the receive signal strength
TASKS_RSSISTOP	0x018		Stop the RSSI measurement
TASKS_BCSTART	0x01C		Start the bit counter
TASKS_BCSTOP	0x020		Stop the bit counter
TASKS_EDSTART	0x024		Start the energy detect measurement used in IEEE 802.15.4 mode
TASKS_EDSTOP	0x028		Stop the energy detect measurement
TASKS_CCASTART	0x02C		Start the clear channel assessment used in IEEE 802.15.4 mode
TASKS_CCASTOP	0x030		Stop the clear channel assessment
SUBSCRIBE_TXEN	0x080		Subscribe configuration for task TXEN
SUBSCRIBE_RXEN	0x084		Subscribe configuration for task RXEN
SUBSCRIBE_START	0x088		Subscribe configuration for task START
SUBSCRIBE_STOP	0x08C		Subscribe configuration for task STOP
SUBSCRIBE_DISABLE	0x090		Subscribe configuration for task DISABLE
SUBSCRIBE_RSSISTART	0x094		Subscribe configuration for task RSSISTART
SUBSCRIBE_RSSISTOP	0x098		Subscribe configuration for task RSSISTOP
SUBSCRIBE_BCSTART	0x09C		Subscribe configuration for task BCSTART
SUBSCRIBE_BCSTOP	0x0A0		Subscribe configuration for task BCSTOP
SUBSCRIBE_EDSTART	0x0A4		Subscribe configuration for task EDSTART
SUBSCRIBE_EDSTOP	0x0A8		Subscribe configuration for task EDSTOP
SUBSCRIBE_CCASTART	0x0AC		Subscribe configuration for task CCASTART
SUBSCRIBE_CCASTOP	0x0B0		Subscribe configuration for task CCASTOP
EVENTS_READY	0x100		RADIO has ramped up and is ready to be started
EVENTS_ADDRESS	0x104		Address sent or received
EVENTS_PAYLOAD	0x108		Packet payload sent or received
EVENTS_END	0x10C		Packet sent or received



Register	Offset Security	Description
EVENTS DISABLED	0x110	RADIO has been disabled
EVENTS DEVMATCH	0x114	A device address match occurred on the last received packet
EVENTS DEVMISS	0x118	No device address match occurred on the last received packet
EVENTS_RSSIEND	0x11C	Sampling of receive signal strength complete
EVENTS_BCMATCH	0x128	Bit counter reached bit count value
EVENTS_CRCOK	0x130	Packet received with CRC ok
EVENTS_CRCERROR	0x134	Packet received with CRC error
EVENTS_FRAMESTART	0x138	IEEE 802.15.4 length field received
EVENTS_EDEND	0x13C	Sampling of energy detection complete. A new ED sample is ready for readout from
_		the RADIO.EDSAMPLE register.
EVENTS_EDSTOPPED	0x140	The sampling of energy detection has stopped
EVENTS_CCAIDLE	0x144	Wireless medium in idle - clear to send
EVENTS_CCABUSY	0x148	Wireless medium busy - do not send
EVENTS_CCASTOPPED	0x14C	The CCA has stopped
EVENTS RATEBOOST	0x150	Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to
		Ble LR500Kbit.
EVENTS_TXREADY	0x154	RADIO has ramped up and is ready to be started TX path
EVENTS RXREADY	0x158	RADIO has ramped up and is ready to be started RX path
EVENTS_MHRMATCH	0x15C	MAC header match found
EVENTS_SYNC	0x168	Preamble indicator
EVENTS PHYEND	0x16C	Generated when last bit is sent on air, or received from air
EVENTS_CTEPRESENT	0x170	CTE is present (early warning right after receiving CTEInfo byte)
PUBLISH_READY	0x180	Publish configuration for event READY
PUBLISH_ADDRESS	0x184	Publish configuration for event ADDRESS
PUBLISH_PAYLOAD	0x188	Publish configuration for event PAYLOAD
PUBLISH END	0x18C	Publish configuration for event END
PUBLISH DISABLED	0x190	Publish configuration for event DISABLED
PUBLISH_DEVMATCH	0x194	Publish configuration for event DEVMATCH
PUBLISH_DEVMISS	0x198	Publish configuration for event DEVMISS
PUBLISH_RSSIEND	0x19C	Publish configuration for event RSSIEND
PUBLISH_BCMATCH	0x1A8	Publish configuration for event BCMATCH
PUBLISH_CRCOK	0x1B0	Publish configuration for event CRCOK
PUBLISH CRCERROR	0x1B4	Publish configuration for event CRCERROR
PUBLISH_FRAMESTART	0x1B8	Publish configuration for event FRAMESTART
PUBLISH_EDEND	0x1BC	Publish configuration for event EDEND
PUBLISH_EDSTOPPED	0x1C0	Publish configuration for event EDSTOPPED
PUBLISH_CCAIDLE	0x1C4	Publish configuration for event CCAIDLE
PUBLISH CCABUSY	0x1C8	Publish configuration for event CCABUSY
PUBLISH CCASTOPPED	0x1CC	Publish configuration for event CCASTOPPED
PUBLISH RATEBOOST	0x1D0	Publish configuration for event RATEBOOST
PUBLISH_TXREADY	0x1D4	Publish configuration for event TXREADY
PUBLISH_RXREADY	0x1D8	Publish configuration for event RXREADY
PUBLISH_MHRMATCH	0x1DC	Publish configuration for event MHRMATCH
PUBLISH_SYNC	0x1E8	Publish configuration for event SYNC
PUBLISH_PHYEND	0x1EC	Publish configuration for event PHYEND
PUBLISH_CTEPRESENT	0x1F0	Publish configuration for event CTEPRESENT
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x304 0x308	Disable interrupt
CRCSTATUS	0x400	CRC status
RXMATCH	0x408	Received address
RXCRC	0x408	CRC field of previously received packet
DAI	0x410	Device address match index
57.0	OVATO	Device address materializes



Register	Offset	Security	Description
PDUSTAT	0x414		Payload status
CTESTATUS	0x44C		CTEInfo parsed from received packet
DFESTATUS	0x458		DFE status information
PACKETPTR	0x504		Packet pointer
FREQUENCY	0x508		Frequency
TXPOWER	0x50C		Output power
MODE	0x510		Data rate and modulation
PCNF0	0x514		Packet configuration register 0
PCNF1	0x518		Packet configuration register 1
BASE0	0x51C		Base address 0
BASE1	0x520		Base address 1
PREFIXO	0x524		Prefixes bytes for logical addresses 0-3
PREFIX1	0x528		Prefixes bytes for logical addresses 4-7
TXADDRESS	0x52C		Transmit address select
RXADDRESSES	0x530		Receive address select
CRCCNF	0x534		CRC configuration
CRCPOLY	0x538		CRC polynomial
CRCINIT	0x53C		CRC initial value
TIFS	0x544		Interframe spacing in µs
RSSISAMPLE	0x548		RSSI sample
STATE	0x550		Current radio state
DATAWHITEIV	0x554		Data whitening initial value
BCC	0x560		Bit counter compare
DAB[n]	0x600		Device address base segment n
DAP[n]	0x620		Device address prefix n
DACNF	0x640		Device address match configuration
MHRMATCHCONF	0x644		Search pattern configuration
MHRMATCHMAS	0x648		Pattern mask
MODECNF0	0x650		Radio mode configuration register 0
SFD	0x660		IEEE 802.15.4 start of frame delimiter
EDCNT	0x664		IEEE 802.15.4 energy detect loop count
EDSAMPLE	0x668		IEEE 802.15.4 energy detect level
CCACTRL	0x66C		IEEE 802.15.4 clear channel assessment control
DFEMODE	0x900		Whether to use Angle-of-Arrival (AOA) or Angle-of-Departure (AOD)
CTEINLINECONF	0x904		Configuration for CTE inline mode
DFECTRL1	0x910		Various configuration for Direction finding
DFECTRL2	0x914		Start offset for Direction finding
SWITCHPATTERN	0x928		GPIO patterns to be used for each antenna
CLEARPATTERN	0x92C		Clear the GPIO pattern array for antenna control
PSEL.DFEGPIO[n]	0x930		Pin select for DFE pin n
DFEPACKET.PTR	0x950		Data pointer
DFEPACKET.MAXCNT	0x954		Maximum number of buffer words to transfer
DFEPACKET.AMOUNT	0x958		Number of samples transferred in the last transaction
POWER	0xFFC		Peripheral power control


Table 131: Register overview

7.26.15.1 TASKS_TXEN

Address offset: 0x000

Enable RADIO in TX mode





7.26.15.2 TASKS_RXEN

Address offset: 0x004
Enable RADIO in RX mode

Bit n	umber			31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_RXEN			Enable RADIO in RX mode
			Trigger	1	Trigger task

7.26.15.3 TASKS_START

Address offset: 0x008


Start RADIO

Bit r	number			31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_START			Start RADIO
			Trigger	1	Trigger task

7.26.15.4 TASKS_STOP

Address offset: 0x00C

Stop RADIO




7.26.15.5 TASKS_DISABLE

Address offset: 0x010

Disable RADIO






7.26.15.6 TASKS_RSSISTART

Address offset: 0x014


Start the RSSI and take one single sample of the receive signal strength



7.26.15.7 TASKS_RSSISTOP


Address offset: 0x018

Stop the RSSI measurement



7.26.15.8 TASKS BCSTART


Address offset: 0x01C Start the bit counter



7.26.15.9 TASKS BCSTOP

Address offset: 0x020 Stop the bit counter






7.26.15.10 TASKS_EDSTART

Address offset: 0x024


Start the energy detect measurement used in IEEE 802.15.4 mode



7.26.15.11 TASKS_EDSTOP

Address offset: 0x028


Stop the energy detect measurement



7.26.15.12 TASKS_CCASTART

Address offset: 0x02C

Start the clear channel assessment used in IEEE 802.15.4 mode




7.26.15.13 TASKS_CCASTOP

Address offset: 0x030

Stop the clear channel assessment





7.26.15.14 SUBSCRIBE_TXEN

Address offset: 0x080

Subscribe configuration for task TXEN

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID				В	A A A A A A	A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID						
Α	RW	CHIDX		[2550]	DPPI channel that task TXEN will subscribe to	
В	RW	EN				
			Disabled	0	Disable subscription	

7.26.15.15 SUBSCRIBE_RXEN

Address offset: 0x084

Subscribe configuration for task RXEN

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Reset 0x00000000				0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that task RXEN will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription

7.26.15.16 SUBSCRIBE_START

Address offset: 0x088

Subscribe configuration for task START

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7	6	5 4	4 3	2	1 0
ID				В		Α	Α	Α /	4 A	Α	A A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	0 () 0	0	0 0
ID											
Α	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to						
В	RW	EN									
			Disabled	0	Disable subscription						
			Enabled	1	Enable subscription						


7.26.15.17 SUBSCRIBE_STOP

Address offset: 0x08C






Subscribe configuration for task STOP



7.26.15.18 SUBSCRIBE_DISABLE

Address offset: 0x090


Subscribe configuration for task DISABLE



7.26.15.19 SUBSCRIBE_RSSISTART

Address offset: 0x094

Subscribe configuration for task RSSISTART




7.26.15.20 SUBSCRIBE_RSSISTOP

Address offset: 0x098

Subscribe configuration for task RSSISTOP






7.26.15.21 SUBSCRIBE BCSTART

Address offset: 0x09C

Subscribe configuration for task BCSTART



7.26.15.22 SUBSCRIBE BCSTOP

Address offset: 0x0A0


Subscribe configuration for task BCSTOP

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	CHIDX		[2550]	DPPI channel that task BCSTOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.26.15.23 SUBSCRIBE_EDSTART

Address offset: 0x0A4

Subscribe configuration for task EDSTART






7.26.15.24 SUBSCRIBE_EDSTOP

Address offset: 0x0A8


Subscribe configuration for task EDSTOP



7.26.15.25 SUBSCRIBE_CCASTART

Address offset: 0x0AC


Subscribe configuration for task CCASTART



7.26.15.26 SUBSCRIBE CCASTOP

Address offset: 0x0B0

Subscribe configuration for task CCASTOP



7.26.15.27 EVENTS_READY

Address offset: 0x100

RADIO has ramped up and is ready to be started



Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW EVENTS_READY		RADIO has ramped up and is ready to be started
NotGener	ated 0	Event not generated
Generated	1	Event generated

7.26.15.28 EVENTS_ADDRESS

Address offset: 0x104
Address sent or received

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	EVENTS_ADDRESS			Address sent or received
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.26.15.29 EVENTS_PAYLOAD

Address offset: 0x108

Packet payload sent or received

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	EVENTS_PAYLOAD			Packet payload sent or received
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.26.15.30 EVENTS_END

Address offset: 0x10C

Packet sent or received


Bit numb	ber			313	0 29	9 28	27 :	26 25	24	23	22 2	21 2	0 19	18	17	16 1	.5 14	113	12 1	1 10	9	8	7	6 5	5 4	3	2	1 0
ID																												Α
Reset 0x	(000	00000		0	0 0	0	0	0 0	0	0	0	0 (0	0	0	0 (0 0	0	0 (0 0	0	0	0	0 (0	0	0	0 0
ID R/										De:																		
A RV	W	EVENTS_END								Pac	cket	sen	nt or	rec	eive	d												
			NotGenerated	0						Event not generated																		
			Generated	1						Eve	ent (gene	erat	ed														

7.26.15.31 EVENTS_DISABLED

Address offset: 0x110

RADIO has been disabled






7.26.15.32 EVENTS_DEVMATCH

Address offset: 0x114


A device address match occurred on the last received packet



7.26.15.33 EVENTS DEVMISS

Address offset: 0x118

No device address match occurred on the last received packet




7.26.15.34 EVENTS RSSIEND

Address offset: 0x11C

Sampling of receive signal strength complete

A new RSSI sample is ready for readout from the RADIO.RSSISAMPLE register






7.26.15.35 EVENTS_BCMATCH

Address offset: 0x128

Bit counter reached bit count value


Bit counter value is specified in the RADIO.BCC register



7.26.15.36 EVENTS_CRCOK

Address offset: 0x130


Packet received with CRC ok



7.26.15.37 EVENTS CRCERROR

Address offset: 0x134

Packet received with CRC error




7.26.15.38 EVENTS FRAMESTART

Address offset: 0x138

IEEE 802.15.4 length field received






7.26.15.39 EVENTS_EDEND

Address offset: 0x13C

Sampling of energy detection complete. A new ED sample is ready for readout from the RADIO.EDSAMPLE register.



7.26.15.40 EVENTS_EDSTOPPED

Address offset: 0x140


The sampling of energy detection has stopped

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	EVENTS_EDSTOPPED			The sampling of energy detection has stopped
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.26.15.41 EVENTS_CCAIDLE

Address offset: 0x144

Wireless medium in idle - clear to send



7.26.15.42 EVENTS_CCABUSY

Address offset: 0x148

