Wireless medium busy - do not send

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_CCABUSY			Wireless medium busy - do not send
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.26.15.43 EVENTS_CCASTOPPED

Address offset: 0x14C

The CCA has stopped

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_CCASTOPPED			The CCA has stopped
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.26.15.44 EVENTS_RATEBOOST

Address offset: 0x150

Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to Ble_LR500Kbit.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	
ID					
А	RW	EVENTS_RATEBOOST			Ble_LR CI field received, receive mode is changed from
					Ble_LR125Kbit to Ble_LR500Kbit.
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.26.15.45 EVENTS_TXREADY

Address offset: 0x154

RADIO has ramped up and is ready to be started TX path

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_TXREADY			RADIO has ramped up and is ready to be started TX path
			NotGenerated	0	Event not generated
			Generated	1	Event generated



7.26.15.46 EVENTS_RXREADY

Address offset: 0x158

RADIO has ramped up and is ready to be started RX path

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_RXREADY			RADIO has ramped up and is ready to be started RX path
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.26.15.47 EVENTS_MHRMATCH

Address offset: 0x15C

MAC header match found

Bit n	umber			313	0 29	28 27	26 2	5 24	23 23	2 2 1	20 1	19 18	17 :	16 15	5 14 1	.3 12	11 1	9	8	7 (5 5	4	3	21	0
ID																									А
Rese	t 0x000	00000		0 0	0 0	0 0	0 0	0 0	0 0	0	0	0 0	0	0 0	0	0 0	0 0	0	0	0 (0 0	0	0	0 0	0
ID									Desc																
А	RW	EVENTS_MHRMATCH							MAC	hea	der	mat	ch fo	ound											
			NotGenerated	0					Even	t no	t ge	nera	ted												
			Generated	1					Even	t ge	nera	ated													

7.26.15.48 EVENTS_SYNC

Address offset: 0x168

Preamble indicator

A possible preamble has been received in Ble_LR125Kbit, Ble_LR500Kbit, or Ieee802154_250Kbit modes during an RX transaction. False triggering of the event is possible.

Bit n	umber			31 30 29 28 27 2	6 25	24 2	3 22	21 2	0 19	18	17 :	16 1	15 1	L4 1	.3 1	2 1	1 10	9	8	7	6	5	4	3	2	1	0
ID																											A
Rese	t 0x000	00000		0 0 0 0 0	0 0	0	0 0	0 0	0 0	0	0	0	0	0 (0 0) (0	0	0	0	0	0	0	0	0	0	0
А	RW	EVENTS_SYNC				F	rean	nble	indic	ato	or																
						A	pos	sible	prea	amb	ole l	nas	be	en i	rece	eive	d ir	n Ble	e_L	R12	25K	bit	,				
						E	le_L	.R500	Kbit	, or	lee	e8(021	54_	_25(ЭКb	it n	nod	es d	dur	ing	an					
						F	X tra	ansad	tion	. Fa	lse	trig	gei	ring	of	the	eve	ent	is p	OSS	ible	e.					
			NotGenerated	0		E	vent	not	gene	erat	ed																
			Generated	1		E	vent	gen	erate	d																	

7.26.15.49 EVENTS_PHYEND

Address offset: 0x16C

Generated when last bit is sent on air, or received from air



Bit nu	umber			31 30 29 28 27 26 25 24 23	3 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	t 0x000	00000		0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EVENTS_PHYEND		G	enerated when last bit is sent on air, or received from air
			NotGenerated	0 Ev	vent not generated
			Generated	1 Ev	vent generated

7.26.15.50 EVENTS_CTEPRESENT

Address offset: 0x170

CTE is present (early warning right after receiving CTEInfo byte)

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_CTEPRESENT			CTE is present (early warning right after receiving CTEInfo
					byte)
			NotGenerated	0	byte) Event not generated

7.26.15.51 PUBLISH_READY

Address offset: 0x180

Publish configuration for event READY

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event READY will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.52 PUBLISH_ADDRESS

Address offset: 0x184

Publish configuration for event ADDRESS

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event ADDRESS will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



7.26.15.53 PUBLISH_PAYLOAD

Address offset: 0x188

Publish configuration for event PAYLOAD

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event PAYLOAD will publish to.
В	RW	EN			
			Disabled	0	Disable publishing

7.26.15.54 PUBLISH_END

Address offset: 0x18C

Publish configuration for event END

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event END will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.55 PUBLISH_DISABLED

Address offset: 0x190

Publish configuration for event DISABLED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event DISABLED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.56 PUBLISH_DEVMATCH

Address offset: 0x194

Publish configuration for event DEVMATCH



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event DEVMATCH will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.57 PUBLISH_DEVMISS

Address offset: 0x198

Publish configuration for event DEVMISS

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event DEVMISS will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled		Enable publishing

7.26.15.58 PUBLISH_RSSIEND

Address offset: 0x19C

Publish configuration for event RSSIEND

A new RSSI sample is ready for readout from the RADIO.RSSISAMPLE register

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event RSSIEND will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.59 PUBLISH_BCMATCH

Address offset: 0x1A8

Publish configuration for event **BCMATCH**

Bit counter value is specified in the RADIO.BCC register



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event BCMATCH will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.60 PUBLISH_CRCOK

Address offset: 0x1B0

Publish configuration for event CRCOK

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event CRCOK will publish to.
A B	RW RW	CHIDX EN		[2550]	DPPI channel that event CRCOK will publish to.
			Disabled	[2550] 0	DPPI channel that event CRCOK will publish to. Disable publishing

7.26.15.61 PUBLISH_CRCERROR

Address offset: 0x1B4

Publish configuration for event CRCERROR

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000				0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that event CRCERROR will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.62 PUBLISH_FRAMESTART

Address offset: 0x1B8

Publish configuration for event FRAMESTART

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event FRAMESTART will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



7.26.15.63 PUBLISH_EDEND

Address offset: 0x1BC

Publish configuration for event EDEND

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	
ID					
А	RW	CHIDX		[2550]	DPPI channel that event EDEND will publish to.
в	RW	EN1			
-	L AA	EN			
5	r.vv	EN	Disabled	0	Disable publishing

7.26.15.64 PUBLISH_EDSTOPPED

Address offset: 0x1C0

Publish configuration for event EDSTOPPED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
ID					
А	RW	CHIDX		[2550]	DPPI channel that event EDSTOPPED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.65 PUBLISH_CCAIDLE

Address offset: 0x1C4

Publish configuration for event CCAIDLE

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event CCAIDLE will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.66 PUBLISH_CCABUSY

Address offset: 0x1C8

Publish configuration for event CCABUSY



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event CCABUSY will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.67 PUBLISH_CCASTOPPED

Address offset: 0x1CC

Publish configuration for event CCASTOPPED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event CCASTOPPED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.68 PUBLISH_RATEBOOST

Address offset: 0x1D0

Publish configuration for event RATEBOOST

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event RATEBOOST will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.69 PUBLISH_TXREADY

Address offset: 0x1D4

Publish configuration for event TXREADY

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event TXREADY will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	4	Enable publishing



7.26.15.70 PUBLISH_RXREADY

Address offset: 0x1D8

Publish configuration for event RXREADY

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event RXREADY will publish to.
В	RW	EN			
			Disabled	0	Disable publishing

7.26.15.71 PUBLISH_MHRMATCH

Address offset: 0x1DC

Publish configuration for event MHRMATCH

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event MHRMATCH will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.72 PUBLISH_SYNC

Address offset: 0x1E8

Publish configuration for event SYNC

A possible preamble has been received in Ble_LR125Kbit, Ble_LR500Kbit, or Ieee802154_250Kbit modes during an RX transaction. False triggering of the event is possible.

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event SYNC will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.73 PUBLISH_PHYEND

Address offset: 0x1EC

Publish configuration for event PHYEND



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				В	А А А А А А А А А А А А А А А А А А А
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event PHYEND will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.26.15.74 PUBLISH_CTEPRESENT

Address offset: 0x1F0

Publish configuration for event CTEPRESENT

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event CTEPRESENT will publish to.
В	RW	EN			
			Disabled	0	Disable publishing

7.26.15.75 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber			3	13	0 29	9 28	27	26 2	5 2	42	3 2 2	2 2 1	. 20	19	18 :	17 1	16 2	15 1	41	3 12	2 1 1	L 10	9	8	7	6	5	43	2	1	0
ID													U	Т	S	R	Q	Ρ	0 1	NN	1 L	K			н		G	F	E D	С	В	А
Rese	t 0x000	00000		0	C	0 (0	0	0 (0 0) (0 0	0	0	0	0	0	0	0	D () ()	0	0	0	0	0	0	0	0 0	0	0	0
А	RW	READY_START									S	hort	tcut	t be	twe	en	eve	ent	RE/	ADY	an	d ta	sk	STA	RT							
			Disabled	0							D	Disab	ble	sho	rtcu	t																
			Enabled	1							E	nab	le s	hor	tcu	t																
В	RW	END_DISABLE									S	hort	tcut	t be	twe	en	eve	ent	EN	D ar	nd t	ask	DIS	SAB	LE							
			Disabled	0							D	Disab	ble	sho	rtcu	t																
			Enabled	1							E	nab	le s	hor	tcu	t																
С	RW	DISABLED_TXEN									S	hort	tcut	t be	twe	en	eve	ent	DIS	ABI	ED	an	d ta	sk 1	XEI	N						
			Disabled	0							D	Disat	ble	sho	rtcu	t																
			Enabled	1							E	nab	le s	hor	tcu	t																
D	RW	DISABLED_RXEN									S	hort	tcut	t be	twe	en	eve	ent	DIS	ABI	.ED	an	d ta	sk F	RXEI	N						
			Disabled	0							D	Disat	ble	sho	rtcu	t																
			Enabled	1							E	nab	le s	hor	tcu	t																
Е	RW	ADDRESS_RSSISTART									S	hort	tcut	t be	twe	en	eve	ent	AD	DRE	SS	anc	l ta	sk R	SSIS	STA	RT					
			Disabled	0							D	Disab	ole	sho	rtcu	t																
			Enabled	1							E	nab	le s	hor	tcu	t																
F	RW	END_START									S	hort	tcut	t be	twe	en	eve	ent	EN	D ar	nd t	ask	ST/	٩RT								
			Disabled	0							D	Disat	ble	sho	rtcu	t																
			Enabled	1							E	nab	le s	hor	tcu	t																
G	RW	ADDRESS_BCSTART									S	hort	tcut	t be	twe	en	eve	ent	AD	DRE	SS	anc	l ta	sk B	CST	AR	Т					
			Disabled	0							D	Disat	ble	sho	rtcu	t																
			Enabled	1							E	nab	le s	hor	tcu	t																



Rev Red Value ID Value ID<	D:+				21 20 20 20 27 20 25 2	
Rever Union Visuant Visuant Visuant Precipitan V WW DisAbleD_RSSISTOP Subscription Subscription Subscription V WW DisAbleD_RSSISTOP Subscription Subscription Subscription Subscription V RW RXREADY_CCASTART Subscription Subscription Subscription Subscription Subscription V RW RXREADY_CCASTART Subscription Subscription Subscription Subscription Subscription Subscription Subscription V RW RXREADY_CCASTART Subscription		umper			31 30 29 28 27 26 25 24	
NW Held Value ID Value Description NW DISABLED_RSSISTOP Shortcut between event DISABLED and task RSSISTOP Disabled 0 Disable shortcut Enabled 0 Disable shortcut C RW RREADY_CCASTART Shortcut between event RREADY and task CCASTART Disabled 0 Disable shortcut Enabled 1 Enable shortcut C RW CCADLE_TREN Shortcut between event CCADLE and task TXEN Disabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut VI RW CCADLE_TREN Shortcut between event CCADLE and task DISABLE Disable Disable 0 Disable shortcut Disable 1 Enabled Enable NW RW FRAMESTART_BCSTART Shortcut between event FRAMESTART and task BCSTART Disabled 1 Enabled Enable P RW READY_EDSTART Disable <	ID					
4 RW DISABLED_RSSISTOP Shortcut between event DISABLED and task RSSISTOP BW RXREADY_CCASTART Enabled Enable Bisabled 0 Disable shortcut Enabled 1 Enable shortcut CALDLE_TXEN Disabled 0 Bisabled 1 Enables shortcut Finabled 1 Enables shortcut Enabled 1 Enables shortcut Interpreting Disable shortcut Enables PRW FRAMESTART_BCSTART Shortcut between event FCABUSY and task BCSTART Disabled 0 Disable shortcut Enabled 1 Enables PRW FRAM_ESTART_BCSTART Disables Disabled 0 Disable shortcut Enabled 1 Enables PRW FRAM_ESTART_BCSTART Disable shortcut Enabled 1	Rese				0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Note Disabled 0 Disable shortcut Finabled 1 Enable shortcut Shortcut between event RXREADY_CCASTART Enable Disable Disable shortcut Enable 0 Disable shortcut Enable shortcut Enable 1 Enable shortcut Disable Shortcut between event CCADLE and task TXEN Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disable Disable shortcut Enable shortcut Disabled 0 Disable shortcut Disable Disable shortcut Enable shortcut Enabled 1 Enable shortcut Disable Disable shortcut Enable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut Enable 1 Enable shortcut Disable 1 Enable shortcut Enable 1 Enable shortcut Disable 1 Enable shortcut	ID	R/W	Field	Value ID	Value	Description
RW RXEADY_CCASTART Shortcut between event RXREADY and task CCASTART Disabled 0 Disable shortcut Enabled 0 Disable shortcut RW CCAIDLE_TXEN Bisabled 0 Disable shortcut Disable shortcut Disable shortcut RW CCAIDLE_TXEN Disable Disable shortcut Disabled 0 Disable shortcut Enable 1 Enable shortcut Disable Disable shortcut Disable shortcut Enable 1 Enable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Pisabled 0 Disable shortcut Enabled 1 Enable shortcut </td <td>н</td> <td>RW</td> <td>DISABLED_RSSISTOP</td> <td></td> <td></td> <td>Shortcut between event DISABLED and task RSSISTOP</td>	н	RW	DISABLED_RSSISTOP			Shortcut between event DISABLED and task RSSISTOP
RW RNFEADY_CCASTART Disabled 0 Disable shortcut Pabled 1 Enables shortcut Enabled 1 Enables shortcut Disable Shortcut Enables shortcut Disable Shortcut Disables shortcut Enables Disables M RW CCALDLE_TXEN Disables Disables Enables Disables Enables Disables M RW CCABUSY_DISABLE Disables Disables Disables Disable				Disabled	0	Disable shortcut
Note Disabled 0 Disable shortcut Enabled 1 Enable shortcut NW CCADLE_TXEN Shortcut between event CCADLE and task TXEN Disabled 0 Disable shortcut Enabled 1 Enable shortcut NW CCABUSY_DISABLE Shortcut between event CCABUSY and task DISABLE Enabled 0 Disable shortcut Enable 0 Disable shortcut				Enabled	1	Enable shortcut
1 Enabled 1 Enable shortcut 0 NW CCADLE_TXEN 0 Disable shortcut 0 Disabled 0 Disable shortcut 0 NW CCABUSY_DISABLE Frame Shortcut between event CCABUSY and task DISABLE 0 Disable shortcut Disable shortcut Disable shortcut 0 NW RW FRAMESTART_GCSTART Shortcut between event FRAMESTART and task BCSTART 0 Disable 0 Disable shortcut Disable shortcut 0 RW RAME_START_GCSTART Shortcut between event READY and task EDSTART 0 Disable 0 Disable shortcut 0 Disable Disable shortcut 0 Disable shortcut	К	RW	RXREADY_CCASTART			Shortcut between event RXREADY and task CCASTART
RW CCALDLE_TXEN Disabled 0 Disable shortcut Biabled 1 Enabled shortcut Enabled 1 Enable shortcut Biabled 0 Disable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 0 Disable shortcut Enabled 1 Enables bortcut Enabled 0 Disable shortcut Enabled 0 Disable shortcut Enabled 0 Disable shortcut Enabled 0 Disable shortcut				Disabled	0	Disable shortcut
Image: Provide the state of				Enabled	1	Enable shortcut
Image: Provide the section of the sectin of the section of the s	L	RW	CCAIDLE_TXEN			Shortcut between event CCAIDLE and task TXEN
RW RW CCABUSY_DISABLE Disable 0 Disable shortcut Inabled 1 Enable shortcut RW RW FRAMESTART_BCSTART Shortcut between event FRAMESTART and task BCSTART Disabled 0 Disable shortcut Enabled 1 Enable shortcut Disable for cut Enable Enable shortcut Disable for cut Enable Enable shortcut Disable for cut Enable Enable shortcut Enable 1 Enable sho				Disabled	0	Disable shortcut
N RW FRAMESTART_BCSTART Disabled 0 Disable shortcut N RW FRAMESTART_BCSTART Disabled 0 Disable shortcut Disable 0 Disable shortcut Enable Shortcut Disable 0 Disable shortcut Disable Shortcut Disable 0 Disable shortcut Disable Shortcut Disable Disable Disable shortcut Disable Shortcut Disable Disable Disable shortcut Disable Shortcut Disable Disable Disable shortcut Disable Disable Disable Disable shortcut Disable shortcut Disable Disable Disable shortcut Disable shor				Enabled	1	Enable shortcut
N FRAMESTART_BCSTART Inable Shortcut between event FRAMESTART and task BCSTART N FRAMESTART_BCSTART Disable 0 Disable shortcut Inable 1 Enable shortcut Enable N RW READY_EDSTART Shortcut between event READY and task EDSTART Disable Disable 0 Disable shortcut Enable 1 Enable shortcut Disable Disable Shortcut between event EDEND and task DISABLE Disable Disable Disable shortcut Enable 0 Disable shortcut Disable Disable Disable shortcut Enable 0 Disable shortcut Enable 0 Disable shortcut Enable 0 Disable shortcut Disable Shortcut Disable shortcut Disable Shortcut Disable shortcut Enable Disable shortcut	М	RW	CCABUSY_DISABLE			Shortcut between event CCABUSY and task DISABLE
RW FRAMESTART_BCSTART Disabled 0 Disable shortcut Disable 1 Enable shortcut Disable 0 Disable shortcut Enabled 1 Enable shortcut Disable 0 Disable shortcut Disable 0 Disable shortcut Disable 0 Disable shortcut Enabled 1 Enable shortcut Disable 0 Disable shortcut Enabled 1 Enable shortcut Disable 0 Disable shortcut Disable 1 Enable shortcut Disable 0 Disable shortcut				Disabled	0	Disable shortcut
Disable 0 Disable shortcut Enabled 1 Enable shortcut P RW READY_EDSTART Shortcut between event READY and task EDSTART Disable 0 Disable shortcut Enabled 0 Disable shor				Enabled	1	Enable shortcut
Finabled 1 Enable shortcut P RW READY_EDSTART Shortcut between event READY and task EDSTART Disabled 0 Disable shortcut Enabled 1 Enable shortcut P RW EDEND_DISABLE Shortcut between event EDEND and task DISABLE Disabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut Enabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 0 Disable shortcut Enabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled </td <td>Ν</td> <td>RW</td> <td>FRAMESTART_BCSTART</td> <td></td> <td></td> <td>Shortcut between event FRAMESTART and task BCSTART</td>	Ν	RW	FRAMESTART_BCSTART			Shortcut between event FRAMESTART and task BCSTART
RW READY_EDSTART Shortcut between event READY and task EDSTART Disabled 0 Disable shortcut Enabled 1 Enable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut EDEND_DISABLE Shortcut between event EDEND and task DISABLE Disabled 0 Disable shortcut Enabled 1 Enable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut Enabled 0 Disable shortcut Enabled 0 Disa				Disabled	0	Disable shortcut
Participation Disabled 0 Disable shortcut Enabled 1 Enable shortcut Participation Nortcut between event EDEND and task DISABLE Disabled 0 Disable shortcut Disabled 0 Disable shortcut Enabled 1 Enables shortcut Enabled 1 Enable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut <td></td> <td></td> <td></td> <td>Enabled</td> <td>1</td> <td>Enable shortcut</td>				Enabled	1	Enable shortcut
RW EDEND_DISABLE Shorkcut between event EDEND and task DISABLE Disabled 0 Disable shortcut Enabled 1 Bable shortcut RW CAIDLE_STOP Shortcut between event CCAIDLE and task STOP Disabled 0 Disable shortcut Enabled 0 Disable shortcut Disabled 0 Disable shortcut Enabled 1 Bable shortcut Enabled 0 Disable shortcut Enabled 0	0	RW	READY_EDSTART			Shortcut between event READY and task EDSTART
P RW EDEND_DISABLE Shortcut between event EDEND and task DISABLE Disabled 0 Disable shortcut Enabled 1 Enable shortcut RW CCAIDLE_STOP Shortcut between event CCAIDLE and task STOP Disabled 0 Disable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut Enabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut Enabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut Enabled 1 Disable shortcut Enabled 1 Enable shortcut Enabled 1 <td></td> <td></td> <td></td> <td>Disabled</td> <td>0</td> <td>Disable shortcut</td>				Disabled	0	Disable shortcut
Num Disable 0 Disable shortcut Disabled 1 Enable shortcut A RW CCAIDLE_STOP Shortcut between event CCAIDLE and task STOP Disabled 0 Disable shortcut Enabled 1 Enable shortcut B NW CCAIDLE_STOP Shortcut between event CCAIDLE and task STOP Disabled 0 Disable shortcut Enabled 1 Enable shortcut B NW TXREADY_START Shortcut between event TXREADY and task START Disabled 0 Disable shortcut Enabled 1 Enable shortcut Disable shortcut Enable shortcut Enable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut Disables 0 Disable shortcut Enabled 1 Enable shortcut Enabl				Enabled	1	Enable shortcut
RW CAIDLE_STOP Shortcut between event CCAIDLE and task STOP Disabled 0 Disable shortcut Enabled 1 Enable shortcut RW TXREADY_START Shortcut between event TXREADY and task START Biabled 0 Disable shortcut Enabled 1 Enable shortcut Biabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 1 Disable shortcut Enabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut Enabled 0 Disable shortcut Enabled 0 Disable shortcut Enabled 0 Disable shortcut Enabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 0 Disable shortcut Enabled 0 Disable shortcut Enabled 0 Disable shortcut Enabled 0 Disable shortcut Enabled 1	Р	RW	EDEND_DISABLE			Shortcut between event EDEND and task DISABLE
A W CCAIDLE_STOP Shortcut between event CCAIDLE and task STOP Disabled 0 Disable shortcut Enabled 1 Enable shortcut RW XXREADY_START Shortcut between event TXREADY and task START Disabled 0 Disable shortcut Enabled 1 Enable shortcut SW XXREADY_START Shortcut between event TXREADY and task START Enabled 1 Enable shortcut SW RXREADY_START Shortcut between event RXREADY and task START Enabled 1 Enable shortcut SW PHYEND_START Shortcut between event PXREADY and task START Enabled 0 Disable shortcut Enabled 1 Enable shortcut SW PHYEND_DISABLE Shortcut between event PHYEND and task DISABLE Enabled 0 Disable shortcut Inabled 1 Enable shortcut SW PHYEND_START Shortcut between event PHYEND and task DISABLE Enabled 1 Enable shortcut Inable 1 Enable shortcut Inable 1 <td></td> <td></td> <td></td> <td>Disabled</td> <td>0</td> <td>Disable shortcut</td>				Disabled	0	Disable shortcut
Disabled 0 Disable shortcut Enabled 1 Enable shortcut R RW TXREADY_START Shortcut between event TXREADY and task START Disabled 0 Disable shortcut Enabled 1 Disable shortcut Enabled 0 Disable shortcut Enabled 1 Disable shortcut Enabled 1 Disable shortcut Enabled 1 Disable shortcut Enabled 1 Disable shortcut Enabled 0 Disable shortcut Enabled 1 Disable sh				Enabled	1	Enable shortcut
R RW TXREADY_START Shortcut between event TXREADY and task START Disabled 0 Disable shortcut Enabled 1 Bable shortcut Enabled 0 Disable shortcut Enabled 1 Bable shortcut Enabled 1 Bable shortcut Enabled 1 Bable shortcut Enabled 0 Disable shortcut Enabled 1 Bable shortcut Enabled 0 Disable shortcut Enabled 1 Disable shortcut Enabled 1 Disable shortcut Enabled 1 Disable shortcut <td>Q</td> <td>RW</td> <td>CCAIDLE_STOP</td> <td></td> <td></td> <td>Shortcut between event CCAIDLE and task STOP</td>	Q	RW	CCAIDLE_STOP			Shortcut between event CCAIDLE and task STOP
RW TXREADY_START Shortcut between event TXREADY and task START Disabled 0 Disable shortcut Enabled 1 Enable shortcut S RW RXREADY_START Shortcut between event RXREADY and task START Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Enabled 1 Enable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 1 Enable shortcut Disabled 1 Enable shortcut Disabled 1 Enable shortcut Disabled 1 Enable shortcut Disabled </td <td></td> <td></td> <td></td> <td>Disabled</td> <td>0</td> <td>Disable shortcut</td>				Disabled	0	Disable shortcut
Disabled 0 Disable shortcut Enabled 1 Enable shortcut S RW RXREADY_START Shortcut between event RXREADY and task START Disabled 0 Disable shortcut Enabled 1 Bisable shortcut Imabled 1 Disable shortcut Imabled 1 Bisable shortcut Imable shortcut Bisable shortcut <td></td> <td></td> <td></td> <td>Enabled</td> <td>1</td> <td>Enable shortcut</td>				Enabled	1	Enable shortcut
Enabled 1 Enable shortcut SN RXREADY_START Shortcut between event RXREADY and task START Disabled 0 Disable shortcut Enabled 1 Enable shortcut T RW PHYEND_DISABLE Shortcut between event PHYEND and task DISABLE Disabled 0 Disable shortcut Disabled 1 Disable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 1 Disable shortcut <t< td=""><td>R</td><td>RW</td><td>TXREADY_START</td><td></td><td></td><td>Shortcut between event TXREADY and task START</td></t<>	R	RW	TXREADY_START			Shortcut between event TXREADY and task START
S RW RXREADY_START Shortcut between event RXREADY and task START Disabled 0 Disable shortcut Enabled 1 Enable shortcut F RW PHYEND_DISABLE Shortcut between event PHYEND and task DISABLE Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 0 Disable shortcut Disabled 1 Enable shortcut Disabled 0 Disable shortcut Disabled 1 Enable shortcut Disable 1 Enable shortcut Disable 1 Enable shortcut Disable 1 Enable shortcut				Disabled	0	Disable shortcut
Disabled 0 Disable shortcut Enabled 1 Enable shortcut F RW PHYEND_DISABLE Shortcut between event PHYEND and task DISABLE Disabled 0 Disable shortcut Enabled 1 Bisable shortcut Disabled 0 Disable shortcut Enabled 1 Enable shortcut U RW PHYEND_START Shortcut between event PHYEND and task START				Enabled	1	Enable shortcut
Enabled 1 Enable shortcut PHYEND_DISABLE Shortcut between event PHYEND and task DISABLE Disabled 0 Disable shortcut Enabled 1 Enable shortcut N PHYEND_START Shortcut between event PHYEND and task DISABLE	S	RW	RXREADY_START			Shortcut between event RXREADY and task START
RW PHYEND_DISABLE Shortcut between event PHYEND and task DISABLE Disabled 0 Disable shortcut Enabled 1 Enable shortcut J RW PHYEND_START Shortcut between event PHYEND and task START				Disabled	0	Disable shortcut
Disabled 0 Disable shortcut Enabled 1 Enable shortcut J RW PHYEND_START Shortcut between event PHYEND and task START				Enabled	1	Enable shortcut
Enabled 1 Enable shortcut J RW PHYEND_START Shortcut between event PHYEND and task START	т	RW	PHYEND_DISABLE			Shortcut between event PHYEND and task DISABLE
J RW PHYEND_START Shortcut between event PHYEND and task START				Disabled	0	Disable shortcut
_				Enabled	1	Enable shortcut
_	U	RW	PHYEND_START			
			_	Disabled	0	Disable shortcut
Enabled 1 Enable shortcut						

7.26.15.76 INTENSET

Address offset: 0x304

Enable interrupt

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	a Z Y	VUTSRQPONMLK I HGFEDCBA
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW READY		Write '1' to enable interrupt for event READY
Set	1	Enable
Disabled	0	Read: Disabled



DICIN	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				a Z Y	VUTSRQPONMLK I HGFEDCB.
Rese	t 0x000	00000		0 0 0 0 0 0 0	
			Enabled	1	Read: Enabled
В	RW	ADDRESS			Write '1' to enable interrupt for event ADDRESS
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
с	RW	PAYLOAD			Write '1' to enable interrupt for event PAYLOAD
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	END			Write '1' to enable interrupt for event END
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	DISABLED			Write '1' to enable interrupt for event DISABLED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	DEVMATCH			Write '1' to enable interrupt for event DEVMATCH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	DEVMISS	21100/00	-	Write '1' to enable interrupt for event DEVMISS
•			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	RSSIEND	Enabled	1	Write '1' to enable interrupt for event RSSIEND
		NSSIEND			
					A new RSSI sample is ready for readout from the
					RADIO.RSSISAMPLE register
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
	RW	BCMATCH			Write '1' to enable interrupt for event BCMATCH
					Bit counter value is specified in the RADIO.BCC register
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
К	RW	CRCOK			Write '1' to enable interrupt for event CRCOK
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	CRCERROR			Write '1' to enable interrupt for event CRCERROR
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
И	RW	FRAMESTART			Write '1' to enable interrupt for event FRAMESTART
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
				-	
N	RW	EDEND			Write '1' to enable interrupt for event EDEND



Bit r	umber			31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID				a Z Y	VUTSRQPONMLK I HGFEDCBA
Res	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W			Value	Description
	1.7 VV	TICIO	Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	EDSTOPPED	Enabled	1	Write '1' to enable interrupt for event EDSTOPPED
0	1.00	LUSIOFFLU	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Р	RW	CCAIDLE	Ellabled	1	Write '1' to enable interrupt for event CCAIDLE
r	L AA	CCAIDLE	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled		Read: Enabled
0	RW	CCABUSY	Enabled	1	Write '1' to enable interrupt for event CCABUSY
Q	KVV	CCABUST	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
R	RW	CCASTOPPED	Enabled	1	
n	L AA	CCASTOFFED	Sat	1	Write '1' to enable interrupt for event CCASTOPPED Enable
			Set	1	
			Disabled	0	Read: Disabled
r	D14/	DATEBOOST	Enabled	1	Read: Enabled
5	RW	RATEBOOST	Cat	4	Write '1' to enable interrupt for event RATEBOOST
			Set	1	Enable Board: Displand
			Disabled	0	Read: Disabled
-	D) 4/	TYPEADY	Enabled	1	Read: Enabled
Т	RW	TXREADY	Cat	4	Write '1' to enable interrupt for event TXREADY
			Set	1	Enable
			Disabled	0	Read: Disabled
	-		Enabled	1	Read: Enabled
U	RW	RXREADY	C .		Write '1' to enable interrupt for event RXREADY
			Set	1	Enable
			Disabled	0	Read: Disabled
.,			Enabled	1	Read: Enabled
V	RW	MHRMATCH			Write '1' to enable interrupt for event MHRMATCH
			Set	1	Enable
			Disabled	0	Read: Disabled
	514/	0/010	Enabled	1	Read: Enabled
Y	RW	SYNC			Write '1' to enable interrupt for event SYNC
					A possible preamble has been received in Ble_LR125Kbit,
					Ble_LR500Kbit, or leee802154_250Kbit modes during an
					RX transaction. False triggering of the event is possible.
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Z	RW	PHYEND			Write '1' to enable interrupt for event PHYEND
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
а	RW	CTEPRESENT			Write '1' to enable interrupt for event CTEPRESENT
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled



7.26.15.77 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				a Z Y	VUTSRQPONMLK I HGFEDCBA
Rese	et 0x000	00000		0 0 0 0 0 0 0	
					Description
А	RW	READY			Write '1' to disable interrupt for event READY
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ADDRESS			Write '1' to disable interrupt for event ADDRESS
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	PAYLOAD			Write '1' to disable interrupt for event PAYLOAD
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Е	RW	DISABLED			Write '1' to disable interrupt for event DISABLED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	DEVMATCH			Write '1' to disable interrupt for event DEVMATCH
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	DEVMISS			Write '1' to disable interrupt for event DEVMISS
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	RSSIEND			Write '1' to disable interrupt for event RSSIEND
					A new RSSI sample is ready for readout from the
					RADIO.RSSISAMPLE register
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
I	RW	BCMATCH			Write '1' to disable interrupt for event BCMATCH
					Bit counter value is specified in the RADIO.BCC register
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
К	RW	CRCOK			Write '1' to disable interrupt for event CRCOK
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	CRCERROR			Write '1' to disable interrupt for event CRCERROR



Bit r	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				a Z Y	VUTSRQPONMLK I HGFEDCBA
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
М	RW	FRAMESTART			Write '1' to disable interrupt for event FRAMESTART
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	EDEND			Write '1' to disable interrupt for event EDEND
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	EDSTOPPED			Write '1' to disable interrupt for event EDSTOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Р	RW	CCAIDLE			Write '1' to disable interrupt for event CCAIDLE
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Q	RW	CCABUSY	Lindbied	-	Write '1' to disable interrupt for event CCABUSY
~		conboor	Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
R	RW	CCASTOPPED	Enabled	-	Write '1' to disable interrupt for event CCASTOPPED
IX.			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
s	RW	RATEBOOST	Ellabled	1	Write '1' to disable interrupt for event RATEBOOST
5	IVV	RAILBOOST	Clear	1	Disable
			Disabled	0	Read: Disabled Read: Enabled
-	DW/	TYPEADY	Enabled	1	Write '1' to disable interrupt for event TXREADY
Т	RW	TXREADY	Class	4	·
			Clear	1	Disable
			Disabled	0	Read: Disabled
	-	5.455 A 5.4	Enabled	1	Read: Enabled
U	RW	RXREADY			Write '1' to disable interrupt for event RXREADY
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
V	RW	MHRMATCH			Write '1' to disable interrupt for event MHRMATCH
			Clear	1	Disable
			Disabled	0	Read: Disabled
	_		Enabled	1	Read: Enabled
Y	RW	SYNC			Write '1' to disable interrupt for event SYNC
					A possible preamble has been received in Ble_LR125Kbit,
					Ble_LR500Kbit, or Ieee802154_250Kbit modes during an
					RX transaction. False triggering of the event is possible.
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled



| | | | ~ | |

 | | ~ ~ | ~ ~ .

 |

 |

 |
 |

 |

 |
 | ~ ~ |
 | | ~ | ~ | -
 | ~ | -
 | | ~
 | | - |
|----------|------------|--|---|---
--
--
---|--|--
--
--
--
--
--

--
--
--

--
--
--

--
--|---|---|--|--
--|--

--
---	--
umber	

 | 522 | 21 | 20 :

 | 191

 | 18 1

 | 1/1
 | 61

 | .51

 | 41
 | 31 | 2 1 1
 | . 10 | 9 | 8 | /
 | 6 | 5
 | 4 3 | 2
 | 1 | 0 |
| | | | a Z | Y | V

 | U | Т | S

 | R

 | QI

 | ΡC
 | D I

 | NN

 | Л
 | _ k | (
 | Т | | | н
 | G | F
 | ΕC | C
 | В | A |
| et 0x000 | 00000 | | 0 0 0 0 0 | 000 | 0 0

 | 0 | 0 | 0

 | 0

 | 0 (

 | 0 0
 |) (

 | 0 0

 |) (
 |) (| 0
 | 0 | 0 | 0 | 0
 | 0 | 0
 | 0 0 | 0
 | 0 | 0 |
| | | | | |

 | | |

 |

 |

 |
 |

 |

 |
 | |
 | | | |
 | |
 | |
 | | |
| RW | PHYEND | | | | W

 | rite | '1' | to d

 | disa

 | ble

 | int
 | err

 | upt

 | fo
 | r ev | ent
 | PH | YEN | ID |
 | |
 | |
 | | |
| | | Clear | 1 | | Di

 | sabl | le |

 |

 |

 |
 |

 |

 |
 | |
 | | | |
 | |
 | |
 | | |
| | | Disabled | 0 | | Re

 | ead: | Dis | sabl

 | ed

 |

 |
 |

 |

 |
 | |
 | | | |
 | |
 | |
 | | |
| | | Enabled | 1 | | Re

 | ead: | En | able

 | ed

 |

 |
 |

 |

 |
 | |
 | | | |
 | |
 | |
 | | |
| RW | CTEPRESENT | | | | W

 | rite | '1' | to d

 | disa

 | ble

 | int
 | err

 | upt

 | fo
 | r ev | ent
 | СТІ | EPR | ESE | NT
 | |
 | |
 | | |
| | | Clear | 1 | | Di

 | sabl | le |

 |

 |

 |
 |

 |

 |
 | |
 | | | |
 | |
 | |
 | | |
| | | Disabled | 0 | | Re

 | ead: | Dis | sabl

 | ed

 |

 |
 |

 |

 |
 | |
 | | | |
 | |
 | |
 | | |
| | | Enabled | 1 | | Re

 | ad: | En | able

 | he

 |

 |
 |

 |

 |
 | |
 | | | |
 | |
 | |
 | | |
| | R/W
RW | t 0x00000000
R/W Field
RW PHYEND | t Dx00000000
R/W Field Value ID
RW PHYEND
Clear
Disabled
Enabled
RW CTEPRESENT
Clear
Disabled
Disabled | R/W Field Value ID Value Value Value RW PHYEND Clear 1 V V V RW Clear 0 0 0 0 0 0 0 RW CTEPRESENT Clear 1 V V V V RW CTEPRESENT Clear 1 V V V RW CTEPRESENT Clear 1 V V V | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value V V V RW PHYEND Clear 1 V V V V V V RW CTEPRESENT Clear 1 V V V V V V RW CTEPRESENT Clear 1 V V V V V Disabled 0 0 V V V V V V RW CTEPRESENT Clear 1 V V V V Disabled 0 0 0 V V V V V</td><td>R/W Field Value ID Value V V V RW PHYEND Clear 1 V V V V V RW CTEPRESENT Clear 1 V V V V V RW CTEPRESENT Clear 1 V V V V V Disabled 0 0 V V V V V V V V RW Other T V</td><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value Value Description R/W PHYEND Clear 1 Value Disable Disabled Disabled RW CTEPRESENT Clear 1 Value Value</td><td>R/W Field Value ID Value Description Value Description R/W PHYEND Clear 1 Value Disable Value Value</td><td>R/W Field Value ID Value Value Description Value Value</td><th>R/W Field Value ID Value Value Description Value Value</th><th>R/W Field Value ID Value Value Description Value Value</th><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value V V V RW PHYEND Clear 1 V V V V V V RW CTEPRESENT Clear 1 V V V V V V RW CTEPRESENT Clear 1 V V V V V Disabled 0 0 V V V V V V RW CTEPRESENT Clear 1 V V V V Disabled 0 0 0 V V V V V | R/W Field Value ID Value V V V RW PHYEND Clear 1 V V V V V RW CTEPRESENT Clear 1 V V V V V RW CTEPRESENT Clear 1 V V V V V Disabled 0 0 V V V V V V V V RW Other T V | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value Value Description R/W PHYEND Clear 1 Value Disable Disabled Disabled RW CTEPRESENT Clear 1 Value Value</td><td>R/W Field Value ID Value Description Value Description R/W PHYEND Clear 1 Value Disable Value Value</td><td>R/W Field Value ID Value Value Description Value Value</td><th>R/W Field Value ID Value Value Description Value Value</th><th>R/W Field Value ID Value Value Description Value Value</th><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value Value Description R/W PHYEND Clear 1 Value Disable Disabled Disabled RW CTEPRESENT Clear 1 Value Value</td><td>R/W Field Value ID Value Description Value Description R/W PHYEND Clear 1 Value Disable Value Value</td><td>R/W Field Value ID Value Value Description Value Value</td><th>R/W Field Value ID Value Value Description Value Value</th><th>R/W Field Value ID Value Value Description Value Value</th><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value Value Description R/W PHYEND Clear 1 Value Disable Disabled Disabled RW CTEPRESENT Clear 1 Value Value</td><td>R/W Field Value ID Value Description Value Description R/W PHYEND Clear 1 Value Disable Value Value</td><td>R/W Field Value ID Value Value Description Value Value</td><th>R/W Field Value ID Value Value Description Value Value</th><th>R/W Field Value ID Value Value Description Value Value</th><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value Value Description R/W PHYEND Clear 1 Value Disable Disabled Disabled RW CTEPRESENT Clear 1 Value Value</td><td>R/W Field Value ID Value Description Value Description R/W PHYEND Clear 1 Value Disable Value Value</td><td>R/W Field Value ID Value Value Description Value Value</td><th>R/W Field Value ID Value Value Description Value Value</th><th>R/W Field Value ID Value Value Description Value Value</th><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value Value Description R/W PHYEND Clear 1 Value Disable Disabled Disabled RW CTEPRESENT Clear 1 Value Value</td><td>R/W Field Value ID Value Description Value Description R/W PHYEND Clear 1 Value Disable Value Value</td><td>R/W Field Value ID Value Value Description Value Value</td><th>R/W Field Value ID Value Value Description Value Value</th><th>R/W Field Value ID Value Value Description Value Value</th><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value Value Description R/W PHYEND Clear 1 Value Disable Disabled Disabled RW CTEPRESENT Clear 1 Value Value</td><td>R/W Field Value ID Value Description Value Description R/W PHYEND Clear 1 Value Disable Value Value</td><td>R/W Field Value ID Value Value Description Value Value</td><th>R/W Field Value ID Value Value Description Value Value</th><th>R/W Field Value ID Value Value Description Value Value</th><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value Value Description R/W PHYEND Clear 1 Value Disable Disabled Disabled RW CTEPRESENT Clear 1 Value Value</td><td>R/W Field Value ID Value Description Value Description R/W PHYEND Clear 1 Value Disable Value Value</td><td>R/W Field Value ID Value Value Description Value Value</td><th>R/W Field Value ID Value Value Description Value Value</th><th>R/W Field Value ID Value Value Description Value Value</th><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value Description R/W PHYEND Clear 1 Value Disable Disabled Disabled RW CTEPRESENT Clear 1 Value Value | R/W Field Value ID Value Description Value Description R/W PHYEND Clear 1 Value Disable Value Value | R/W Field Value ID Value Value Description Value Value | R/W Field Value ID Value Value Description Value Value | R/W Field Value ID Value Value Description Value Value | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<></td></t<> | R/W Field Value ID Value Value <t< td=""><td>R/W Field Value ID Value <t< td=""></t<></td></t<> | R/W Field Value ID Value Value <t< td=""></t<> |

7.26.15.78 CRCSTATUS

Address offset: 0x400

CRC status

	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	А
Reset 0x0000000 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID Value	Description
A R CRCSTATUS	CRC status of packet received
CRCError 0	Packet received with CRC error
CRCOk 1	Packet received with CRC ok

7.26.15.79 RXMATCH

Address offset: 0x408

Received address

Bit n	number				29 2	28 2	7 26	25	242	23 2	2 21	1 20	19 1	18 17	16	15	14 1	3 1 2	11 1	.09	8	7	6	54	3	2	1 0
ID																										А	A A
Rese	leset 0x00000000					0 0	0 0	0	0	0 0	0	0	0	0 0	0	0	0 0	0	0	0 0	0	0	0	0 0	0	0	0 0
ID																											
Α	R	RXMATCH							F	Rece	eive	d ad	dre	SS													

Logical address of which previous packet was received

7.26.15.80 RXCRC

Address offset: 0x40C

CRC field of previously received packet

Bit n	it number			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	R	RXCRC			CRC field of previously received packet

CRC field of previously received packet



7.26.15.81 DAI

Address offset: 0x410

Device address match index

Bit n	Sit number					8 27	26 2	5 24	23	22	21 2	0 19	9 18	17 1	.6 1	5 14	¥13	12 1	1 10	9	8 7	6	5	4	3 2	2 1	. 0
ID																									1	A A	A A
Rese	et 0x000	000000		0 0	0 0	0 0	0 (0 0	0	0	0 0	0 0	0	0	0 0) 0	0	0 0	0	0	0 0	0	0	0	0 () (0
ID																											
А	R	DAI							De	vice	e ado	dres	s m	atch	ind	lex											
									Inc	ex	(n) c	of de	evice	e ad	dres	55, S	ee D	DAB[n] aı	nd D	AP[r	n], t	hat				

got an address match

7.26.15.82 PDUSTAT

Address offset: 0x414

Payload status

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	PDUSTAT			Status on payload length vs. PCNF1.MAXLEN
			LessThan	0	Payload less than PCNF1.MAXLEN
			GreaterThan	1	Payload greater than PCNF1.MAXLEN
В	R	CISTAT			Status on what rate packet is received with in Long Range
			LR125kbit	0	Frame is received at 125 kbps
			LR500kbit	1	Frame is received at 500 kbps

7.26.15.83 CTESTATUS

Address offset: 0x44C

CTEInfo parsed from received packet

Bit n	umber		31 30 29 28 2	7 26 25 24	23 22 2	21 20 1	9 18 1 ⁻	7 16 1	15 14	13 12	11 10	9	87	6	5	43	2	1 0	
ID														C	С	Β.	A A	А	A A
Rese	t 0x000	00000		0 0 0 0	0000	0 0	000	00	0	0 0	0 0	0 0	0	0 0	0	0	0 0	0	0 0
ID																			
А	R	CTETIME				CTETin	ne pars	ed fro	m pa	cket									
В	R	RFU				RFU pa	arsed fr	om pa	icket										
с	R	СТЕТҮРЕ				СТЕТур	oe pars	ed fro	m pa	cket									

7.26.15.84 DFESTATUS

Address offset: 0x458 DFE status information



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A A A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	SWITCHINGSTATE			Internal state of switching state machine
			Idle	0	Switching state Idle
			Offset	1	Switching state Offset
			Guard	2	Switching state Guard
			Ref	3	Switching state Ref
			Switching	4	Switching state Switching
			Ending	5	Switching state Ending
В	R	SAMPLINGSTATE			Internal state of sampling state machine
			Idle	0	Sampling state Idle
			Sampling	1	Sampling state Sampling

7.26.15.85 PACKETPTR

Address offset: 0x504

Packet pointer

Bit nu	umber		31	30 2	92	28 2	7 2	6 2	25 2	24	232	22 2	21 2	20 1	.9 1	.8 1	7 16	5 1 5	5 14	13	12	111	10 9	98	37	6	5	4	3	2	1
ID			А	A	Δ.	A A	4 /	4 <i>4</i>	Δ.	A	A	A	A	A	Α,	4 <i>A</i>	A	A	А	А	А	A	A /	A A	A	A	A	А	А	A	A
Rese	t 0x010	00000	0	0	0	0 0	0 (0 0	0	1	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0 (0 0	0 0	0	0	0	0	0	0
											Des																				
A	RW	PACKETPTR									Pac	ket	ро	inte	er																
											Pac	ket	ad	dre	ss t	to b	e u	sed	for	the	e ne	xt t	ran	smi	ssic	on o	r				
											rec	epti	ion	. w	hei	n tra	ansi	mit	ting	, th	e pa	acke	et p	ooin	ted	to					
											by 1	this	ad	dre	SS 1	will	be	trar	nsm	itte	ed a	nd ۱	whe	en r	ece	ivin	g,				
											the	e rec	ceiv	/ed	pao	cket	wi	l be	e wi	ritte	en to	o th	is a	addr	ess	. Th	is				
											adc	dres	s is	s a b	oyte	e ali	gne	ed F	AN	1 ad	dre	ss. S	See	e the	e me	emo	ory				
											cha	apte	er fo	or d	leta	ils a	abo	ut v	vhio	ch n	nem	nori	es a	are	avil	able	e fo	r			
											Eas	syD1	MA																		

7.26.15.86 FREQUENCY

Address offset: 0x508

Frequency

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					В АААААА
Rese	t 0x000	00002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	FREQUENCY		[0100]	Radio channel frequency
					Frequency = 2400 + FREQUENCY (MHz)
В	RW	MAP			Channel map selection
			Default	0	Channel map between 2400 MHz and 2500 MHz
					Frequency = 2400 + FREQUENCY (MHz)
			Low	1	Channel map between 2360 MHz and 2460 MHz
					Frequency = 2360 + FREQUENCY (MHz)



7.26.15.87 TXPOWER

Address offset: 0x50C

Output power

Bit n	umber			31 30	29	28 2	7 26	6 25	24	23	3 2 2	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4	3 2	2 1	0
ID																										Δ.	A	A	A.	A A	A A	A
Rese	t 0x000	00000		0 0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) ()	0
ID																																
А	RW	TXPOWER								RA	٩DI	0 οι	utp	ut p	ροι	wer																
										Οι	utp	ut p	ow	/er i	in ı	nun	۱be	er o	f dl	3m	, i.e	. if	the	e va	alue	-2	0 is	;				
										sp	eci	fied	th	e o	utp	out	ро	wer	wi	ll b	e se	et 1	:o -2	20	dBn	ı.						
										\A/I	/hoi	n the	o r	adir	n is	on	ora	otor	lor	h hi	σh	vol	1200	- (•	00		FOI	стр				
												ltag									-		-									
												ge),		1																		
												XPO																				
												este												-		-						
										dB	3m.																					
			0dBm	0x0						0 0	dBr	n																				
			Neg1dBm	0xFF						-1	dB	m																				
			Neg2dBm	0xFE						-2	dB	m																				
			Neg3dBm	0xFD						-3	dB	m																				
			Neg4dBm	0xFC						-4	dB	m																				
			Neg5dBm	0xFB						-5	dB	m																				
			Neg6dBm	0xFA						-6	dB	m																				
			Neg7dBm	0xF9						-7	dB	m																				
			Neg8dBm	0xF8						-8	dB	m																				
			Neg12dBm	0xF4						-12	2 d	Bm																				
			Neg16dBm	0xF0								Bm																				
			Neg20dBm	0xEC								Bm																				
			Neg30dBm	0xE2						-4(0 d	Bm																	[Сер	reca	ated
			Neg40dBm	0xD8						-4(0 d	Bm																				

7.26.15.88 MODE

Address offset: 0x510

Data rate and modulation

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	RW	MODE			Radio data rate and modulation setting. The radio supports
					frequency-shift keying (FSK) modulation.
			Nrf_1Mbit	0	1 Mbps Nordic proprietary radio mode
			Nrf_2Mbit	1	2 Mbps Nordic proprietary radio mode
			Ble_1Mbit	3	1 Mbps BLE
			Ble_2Mbit	4	2 Mbps BLE
			Ble_LR125Kbit	5	Long Range 125 kbps TX, 125 kbps and 500 kbps RX
			Ble_LR500Kbit	6	Long Range 500 kbps TX, 125 kbps and 500 kbps RX
			leee802154_250Kbit	15	IEEE 802.15.4-2006 250 kbps



7.26.15.89 PCNF0

Address offset: 0x514

Packet configuration register 0

Bit nu	umber			31	30 2	9 28	3 27	26	25	24	23	22	212	01	9 18	3 17	16	15 :	14 1	.3 12	2 1 1	10	9	8	7	6	54	3	2	1	0
ID					J	J		T	Н	н	G	G		FE	E	E	Е							С				А	А	А	A
Reset	t 0x000	00000		0	0	0 0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 0	0	0	0	0
А	RW	LFLEN									Lei	ngth	on	air	of L	.EN	GTH	l fie	ld i	n nu	mb	er o	f bi	ts							
С	RW	SOLEN									Lei	ngth	on	air	of S	50 f	ield	in r	num	ber	of I	oyte	s								
E	RW	S1LEN									Lei	ngth	on	air	of S	51 f	ield	in r	num	ber	of I	oits									
F	RW	S1INCL									Inc	lud	e or	exe	clud	e S	1 fie	eld i	n R	٩M											
			Automatic	0							Inc	lud	e S1	fie	ld ir	n R/	١M	only	/ if s	S1LE	N >	0									
			Include	1							Alv	ways	s inc	lud	e S1	1 fie	eld i	n R	AM	inde	epe	nder	nt o	of S	1LE	N					
G	RW	CILEN									Lei	ngth	of	cod	e in	dic	ato	- L	ong	Ran	ige										
Н	RW	PLEN									Lei	ngth	of	pre	amł	ole	on a	air. I	Deci	ision	ро	int:	TA:	SKS	_\$1	AR	г				
											tas	sk																			
			8bit	0							8-t	oit p	rea	mb	e																
			16bit	1							16	-bit	pre	am	ble																
			32bitZero	2							32	-bit	zero	o pr	ean	nble	e - u	sed	l for	IEEI	E 80)2.1	5.4								
			LongRange	3							Pre	eam	ble	- us	ed t	for	Blu	etod	oth	LE Lo	ong	Ran	ige								
I	RW	CRCINC									Inc	dicat	es i	f LE	NG	TH	field	d co	nta	ins C	RC	or n	ot								
			Exclude	0							LEI	NGT	Ήd	oes	not	t co	nta	in C	RC												
			Include	1							LEI	NGT	Ήir	nclu	des	CR	С														
J	RW	TERMLEN									Lei	ngth	of	TEF	M f	ielo	l in	Lon	g Ra	ange	e op	erat	ior	ı							

7.26.15.90 PCNF1

Address offset: 0x518

Packet configuration register 1



Bit r	number			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID					E D C C C B B B B B B B A A A A A A A A
Res	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	MAXLEN		[0255]	Maximum length of packet payload. If the packet payload
					is larger than MAXLEN, the radio will truncate the payload
					to MAXLEN.
В	RW	STATLEN		[0255]	Static length in number of bytes
					The static length parameter is added to the total length
					of the payload when sending and receiving packets, e.g. if
					the static length is set to N the radio will receive or send N
					bytes more than what is defined in the LENGTH field of the
					packet.
с	RW	BALEN		[24]	Base address length in number of bytes
					The address field is composed of the base address and the
					one byte long address prefix, e.g. set BALEN=2 to get a
					total address of 3 bytes.
D	RW	ENDIAN			On-air endianness of packet, this applies to the SO,
					LENGTH, S1, and the PAYLOAD fields.
			Little	0	Least significant bit on air first
			Big	1	Most significant bit on air first
E	RW	WHITEEN			Enable or disable packet whitening
					Including the address field to CRC check is not supported
					for whitened packets.
			Disabled	0	Disable
			Enabled	1	Enable

7.26.15.91 BASE0

Address offset: 0x51C

Base address 0

A RW	BASEO								Bas	e a	ddr	ess	0														
									Des																		
Reset 0x0000	0000	0	0	0 0	0 0	0	0	0	0	0 (0 0	0 0	0	0	0	0 0	0 0	0	0 0	0	0	0	0	0 0	0	0	0 0
ID		А	A	A A	A A	А	А	A	A	A	AA	A A	А	А	А	A	A	А	A A	А	А	A	A	A A	A	А	A A
Bit number		313	30 2	29 2	8 27	26	25	24 2	232	22 2	21 2	0 19	9 18	17	16 :	15 1	413	12	11 10	9	8	7	6	5 4	3	2	1 0

7.26.15.92 BASE1

Address offset: 0x520

Base address 1

A RW		BASE1	Base address 1
ID R/\			
Reset 0x0	0000	0000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A
Bit numb	ber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2

7.26.15.93 PREFIX0

Address offset: 0x524



Prefixes bytes for logical addresses 0-3

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
ID	D D D D D D D C C C C C C C B B B B B B	ААА
Reset 0x0000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000
ID R/W Field		
,		

7.26.15.94 PREFIX1

Address offset: 0x528

Prefixes bytes for logical addresses 4-7

Bit nu	umber		313	30 29	28 2	27 26	5 2 5	24	232	22 2	1 20) 19	18 1	71	6 15	5 14	13	12	11 10	9 0	8	7	6	5	4 3	32	1	0
ID			D	D D	D	D D	D	D	С	С	c c	С	C (2 (СВ	В	В	В	ΒB	В	В	А	А	А	A	A A	Α	A
Rese	t 0x000	00000	0	0 0	0	0 0	0	0	0	0 (0 0	0	0 0) (0 0	0	0	0	0 0	0	0	0	0	0	0 (0 0	0	0
ID																												
A-D	RW	AP[i] (i=47)							Add	Ires	s pr	efix	i.															

7.26.15.95 TXADDRESS

Address offset: 0x52C

Transmit address select

А	RW	TXADDRESS		Transmit address select
ID				Description
Res	et 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A
Bit r	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Logical address to be used when transmitting a packet

7.26.15.96 RXADDRESSES

Address offset: 0x530

Receive address select

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			Н G F E D C B A
Reset 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A-H RW ADDR[i] (i=07)			Enable or disable reception on logical address i.
	Disabled	0	Disable
	Enabled	1	Enable

7.26.15.97 CRCCNF

Address offset: 0x534

CRC configuration



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B B A A
Rese	et 0x000	00000		0 0 0 0 0 0 0	
ID					
А	RW	LEN		[13]	CRC length in number of bytes
					For MODE Ble LR125Kbit and Ble LR500Kbit, only LEN set
					to 3 is supported
			Disabled	0	CRC length is zero and CRC calculation is disabled
			One	1	CRC length is one byte and CRC calculation is enabled
			Two	2	CRC length is two bytes and CRC calculation is enabled
			Three	3	CRC length is three bytes and CRC calculation is enabled
В	RW	SKIPADDR			Include or exclude packet address field out of CRC
					calculation.
			Include	0	CRC calculation includes address field
			Skip	1	CRC calculation does not include address field. The CRC
					calculation will start at the first byte after the address.
			leee802154	2	CRC calculation as per 802.15.4 standard. Starting at first
					byte after length field.

7.26.15.98 CRCPOLY

Address offset: 0x538

CRC polynomial

Bit n	umber		313	0 29	28 2	7 26	25	24	23	22	21	20 1	.9 1	8 17	16	15	14	13 1	2 1 1	10	9	37	6	5	4	3	2	1	0
ID									A	А	А	A	A A	A A	А	А	А	A A	A	А	A,	A A	A	A	А	А	A	A	A
Rese	t 0x000	00000	0 0	0	0 0	0 0	0	0	0	0	0	0 (0 0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0
ID									De																				
А	RW	CRCPOLY							CR	Сp	olyı	nom	nial																
									Eac	ch t	ern	n in	the	CR	Сро	olyn	om	ial is	s ma	ppe	d to	a b	it ir	h th	is				
									reg	giste	er v	vhic	h in	Idex	co	res	por	ıds t	o th	e te	rm'	s ex	oon	ent					
									The	e le	ast	sigr	nific	ant	ter	m/t	oit is	s hai	dwi	red	inte	rna	lly t	0					
									1, a	and	l bit	t nui	mbe	er 0	of	he	regi	ster	con	ten	t is i	gno	red	by					
									the	e ha	ardv	ware	e. Tl	he f	ollo	win	g ex	kam	ple i	s fo	r an	8 b	t Cl	RC					
									pol	lyne	omi	ial: >	x8 +	×7	+ x3	3+>	k2 +	1 =	1 10	000	110	1.							

7.26.15.99 CRCINIT

Address offset: 0x53C

CRC initial value

Bit n	umber		31 30	292	8 27	26 2	5 24	23	22	212	20 19	9 18	3 17	16	15 1	4 13	3 1 2	11 1	.0 9	8	7	6	5	4 3	32	1	0
ID								А	А	A	ΑА	A	А	А	A	A A	А	A	A A	A	A	А	Α.	A A	A A	A	А
Rese	t 0x000	00000	0 0	0	0 0	0 (0 0	0	0	0	0 0	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0 0	0 0	0	0
ID																											
А	RW	CRCINIT						CR	C ir	itia	l val	ue															_

Initial value for CRC calculation

7.26.15.100 TIFS

Address offset: 0x544 Interframe spacing in µs



Reset 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0

consecutive packets. It is defined as the time, in

microseconds, from the end of the last bit of the previous

packet to the start of the first bit of the subsequent packet.

7.26.15.101 RSSISAMPLE

Address offset: 0x548

RSSI sample

Bit n	umber		31 30 29 28 2	7 26 25 24	23 22	21 20	19 1	8 17	16 1	5 14	13 1	12 11	. 10 9	9 8	7	6	54	13	2	1 0
ID																А	A A	A A	A	A A
Rese	t 0x000	00000	0 0 0 0	000	0 0	0 0	0 0	0	0 (0 0	0	0 0	0	0 0	0	0	0 0) 0	0	0 0
ID																				
А	R	RSSISAMPLE	[0127]		RSSI s	ample	e.													
					RSSI sa positiv	•							0					1		

negative value. Actual received signal strength is therefore

as follows: received signal strength = -A dBm.

7.26.15.102 STATE

Address offset: 0x550

Current radio state

Bit n	umber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	R	STATE			Current radio state
			Disabled	0	RADIO is in the Disabled state
			RxRu	1	RADIO is in the RXRU state
			RxIdle	2	RADIO is in the RXIDLE state
			Rx	3	RADIO is in the RX state
			RxDisable	4	RADIO is in the RXDISABLED state
			TxRu	9	RADIO is in the TXRU state
			TxIdle	10	RADIO is in the TXIDLE state
			Тх	11	RADIO is in the TX state
			TxDisable	12	RADIO is in the TXDISABLED state

7.26.15.103 DATAWHITEIV

Address offset: 0x554

Data whitening initial value



Bit n	umber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A
Rese	et 0x000	00040	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0
				Description
А	RW	DATAWHITEIV		Data whitening initial value. Bit 6 is hardwired to '1',
				writing '0' to it has no effect, and it will always be read
				back and used by the device as '1'.
				Bit 0 corresponds to Position 6 of the LSFR, Bit 1 to Position
				5, etc.

7.26.15.104 BCC

Address	offset:	0x560
---------	---------	-------

Bit counter compare

Bit r	umber			313	0 29	28 2	7 26	5 25	524	23	22	21	20 2	19 1	8 17	16	15	14 1	3 1 2	11	10 9	98	7	6	5	4	32	1	0
ID				A A	A A	A	A A	A	А	А	А	А	А	A	A A	А	А	A	A A	А	A	A A	A	А	А	А	ΑA	А	A
Rese	et 0x000	00000		0 0	0 0	0	0 0	0	0	0	0	0	0	0 0	0 0	0	0	0 (0 0	0	0	0 0	0	0	0	0	0 0	0	0
ID																													
А	A RW BCC									Bit	со	unt	er c	com	pare														
										Bit	: co	unt	er c	com	pare	re	giste	er											

7.26.15.105 DAB[n] (n=0..7)

Address offset: 0x600 + (n × 0x4)

Device address base segment n

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			
Rese	t 0x00	000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			Value Description
A	RW	DAB	Device address base segment n

7.26.15.106 DAP[n] (n=0..7)

Address offset: 0x620 + (n × 0x4)

Device address prefix n

Bit number	31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	1 0
ID		A A A A A A A A A A A A A A A A A A A	A A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID R/W Field			

A RW DAP

Device address prefix n

7.26.15.107 DACNF

Address offset: 0x640

Device address match configuration



Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					P O N M L K J I H G F E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A-H	RW	ENA[i] (i=07)			Enable or disable device address matching using device
					address i
			Disabled	0	Disabled
			Enabled	1	Enabled

7.26.15.108 MHRMATCHCONF

Address offset: 0x644

Search pattern configuration

Bit n	umber		31	1 30	29	28	27	262	25 2	24	232	22.2	21 2	01	9 18	3 17	16	15	14 1	3 1 2	11	10	9	8	7	6	5 4	43	2	1 ()
ID			А	А	А	А	А	A	A	A	А	Α.	A /	4 <i>4</i>	A A	А	А	А	A A	A	А	А	A	A	A	A	A	A A	A	A	A
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0 (0 0) ()	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0 ()
ID											Des																				
A	RW	MHRMATCHCONF									Sea	rch	pa	tter	n co	onfi	gura	atio	n												

7.26.15.109 MHRMATCHMAS

Address offset: 0x648

Pattern mask

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID			
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
^	RW	MHRMATCHMAS	Pattern mask

7.26.15.110 MODECNF0

Address offset: 0x650

Radio mode configuration register 0

Bit n	umber			31 30 29	9 28 27	7 26 25	5 24 3	23 22	2 2 1 2	20 19	18 1	7 16	15 1	4 13	12 1	.1 10	98	7	6	5 4	43	2	1 0
ID																	сс						А
Rese	t 0x000	00200		000	000	00	0	0 0	0	0 0	0 0	0 (0	0 0	0 (0 0	1 0	0	0	0	0 0	0	0 0
ID								Descr															
А	RW	RU						Radio	o ran	np-up	time	5											
			Default	0				Defau	ult ra	amp-u	up tir	ne (1	tRXE	N and	d tTX	(EN),	com	pati	ble v	with	ı		
								firmw	ware	writt	en fo	or nR	RF51										
			Fast	1				Fast r	ramp	o-up (tRXE	N,FA	AST a	nd tT	XEN	,FAST	'), se	e el	ectri	ical			
								specit	ificat	ions	for m	ore	infor	rmati	on								
								Wher	n en	abled	, TIFS	5 is r	not e	nforc	ed b	oy har	dwa	re a	nd				
								softw	vare	need	s to c	cont	rol w	hen	to tu	ırn or	the	Rac	lio				



Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 (
ID				СС	-
Reset 0x0000020	00		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0	0 (
C RW DTX	x			Default TX value	
				Specifies what the RADIO will transmit when it is not	
				started, i.e. between:	
				RADIO.EVENTS_READY and RADIO.TASKS_START	
				RADIO.EVENTS_END and RADIO.TASKS_START	
				RADIO.EVENTS_END and RADIO.EVENTS_DISABLED	
				For IEEE 802.15.4 250 kbps mode only Center is a valid	
				setting	
				For Bluetooth Low Energy Long Range mode only Center is	
				a valid setting	
		B1	0	Transmit '1'	
		во	1	Transmit '0'	
		Center	2	Transmit center frequency	
				When tuning the crystal for center frequency, the RADIO	
				must be set in DTX = Center mode to be able to achieve	
				the expected accuracy	

7.26.15.111 SFD

Address offset: 0x660

IEEE 802.15.4 start of frame delimiter

Bit numbe	r	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A
Reset 0x00	0000A7	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 1 1
ID R/W			
A RW	SFD		IEEE 802.15.4 start of frame delimiter

7.26.15.112 EDCNT

Address offset: 0x664

IEEE 802.15.4 energy detect loop count

Number of iterations to perform an ED scan. If set to 0 one scan is performed, otherwise the specified number + 1 of ED scans will be performed and the max ED value tracked in EDSAMPLE.

A RW	EDCNT			IEE	E 802.	15 /	onor	av d	otor	+ 100	n coi	int							
Reset 0x000	00000	0 0 0 0	000	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0	0 0	0	0 () 0	0 (
ID						A A	A	A A	A	A A	Α	A A	А	A	A A	А	A A	A A	A
Bit number		31 30 29 28	27 26 25	24 23	22 21	20 19	18 1	17 16	5 15	14 1	3 12 3	11 10	9	8	76	5	4 3	2	1 (

7.26.15.113 EDSAMPLE

Address offset: 0x668

IEEE 802.15.4 energy detect level



Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A
Rese	et 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	R	EDLVL	[0127] IEEE 802.15.4 energy detect level
			Register value must be converted to IEEE 802.15.4 range by

Register value must be converted to IEEE 802.15.4 range by an 8-bit saturating multiplication by factor ED_RSSISCALE, as shown in the code example for ED sampling

7.26.15.114 CCACTRL

Address offset: 0x66C

IEEE 802.15.4 clear channel assessment control

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				DDDDDDD	ОСССССССВВВВВВВВ ААА
Rese	et 0x052	2D0000		0 0 0 0 0 1 0 1	0 0 1 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CCAMODE			CCA mode of operation
			EdMode	0	Energy above threshold
					Will report busy whenever energy is detected above
					CCAEDTHRES
			CarrierMode	1	Carrier seen
					Will report busy whenever compliant IEEE 802.15.4 signal
					is seen
			CarrierAndEdMode	2	Energy above threshold AND carrier seen
			CarrierOrEdMode	3	Energy above threshold OR carrier seen
			EdModeTest1	4	Energy above threshold test mode that will abort when
					first ED measurement over threshold is seen. No averaging.
В	RW	CCAEDTHRES			CCA energy busy threshold. Used in all the CCA modes
					except CarrierMode.
					Must be converted from IEEE 802.15.4 range by dividing by
					factor ED_RSSISCALE - similar to EDSAMPLE register
С	RW	CCACORRTHRES			CCA correlator busy threshold. Only relevant to
					CarrierMode, CarrierAndEdMode, and CarrierOrEdMode.
D	RW	CCACORRCNT			Limit for occurances above CCACORRTHRES. When not
					equal to zero the corrolator based signal detect is enabled.

7.26.15.115 DFEMODE

Address offset: 0x900

Whether to use Angle-of-Arrival (AOA) or Angle-of-Departure (AOD)

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	DFEOPMODE			Direction finding operation mode
			Disabled	0	Direction finding mode disabled
			AoD	2	Direction finding mode set to AoD
			AoA	3	Direction finding mode set to AoA



7.26.15.116 CTEINLINECONF

Address offset: 0x904

Configuration for CTE inline mode

Bit r	umber			313	30 2	9 28	8 2	7 26	52	5 2	4 2	3 2	22	1	20 1	19	18	3 17	71	6	15	14	11	31	12	1:	L 10) 9)	3	7	6	5	4	3	2		1	0
ID				1 1																											E				В				A
Rese	et 0x000	02800		0 0	0 0	0 0) () 0) () 0) (0 0) ()	0	0	0	0		2	0	0	1		0	1	0) ()	0	0	0	0	0	0) (D	0
ID																																							
A	RW	CTEINLINECTRLEN		Valu							E	inat nod	ole	pa		ng	0	f C1	ΓEI	nf	o f	ro	m	reo	ce	iv	ed I	pa	cke	t i	n E	BLE							
			Enabled	1							P	Parsi	ing	0	f CT	Eli	nf	o is	s e	na	ble	ed																	
			Disabled	0							P	Parsi	ing	0	f CT	Eli	nf	o is	s d	isa	ble	ed																	
В	RW	CTEINFOINS1									C	TEI	nfc	o is	S1	by	yt	e o	r r	ot																			
			InS1	1							C	TEI	nfc	o is	in	S1	. b	yte	e (o	dat	a I	PC	U)																
			NotInS1	0							C	TEI	nfc	o is	NC	т	ir	S1	b.	yte	e (a	ad	ve	rtis	sin	ıg	PD	U)											
С	RW	CTEERRORHANDLING									S	am	plir	ng	/sw	itc	ch	ing	if	CR	Ci	is	no	t C	Ж														
			Yes	1							S	am	plir	ng	and	d a	'n	ten	na	۱S۱	vit	cł	nin	g a	ls	0	wh	en	CF	Ci	is r	not	Ok	(
			No	0							Ν	lo s	am	npl	ing	ar	٦d	an	te	nn	a s	sw	itc	hir	٦g	w	he	n (CRC	is	no	ot C	Ж						
E	RW	CTETIMEVALIDRANGE									Ν	Лах	rai	ng	e of	f C	T	Tir	me	<u>,</u>																			
											V	/alid	d ra	ing	ge is	s 2	-2	0 iı	n t	he	Bl	lue	eto	ot	h i	Сс	ore	Sp	ec	fic	ati	on.	If						
											li	arge	er t	ha	n 2	0,	it	cai	n t	be	an	ir	di	cat	tio	n	ofa	an	er	or	in	the	e						
												ece																											
			20	0								20 ir						efa	ul	t)																			
											s	iet t	to 2	20	if n	are	<u>د</u> م	чс	тı	Ti	me	- i	: :	ırσ	er	+	han	2	n										
			31	1								lir					50	u c									iun	-	0										
			63	2								53 ir																											
F	RW	CTEINLINERXMODE1US		_								pac					er	sa	m	ple	es f	foi	• tł	ne :	sa	m	ple	s i	n t	he									
												wi																											
											A	٩oD	1,	us																									
			4us	1								l μs																											
			2us	2								2 μs																											
			1us	3								μs																											
			500ns	4).5 µ																											
			250ns	5							C).25	μs																										
			125ns	6							C).12	5 μ	ιs																									
G	RW	CTEINLINERXMODE2US									S	pac	cing	g b	etw	vee	er	sa	m	ple	es f	foi	• tł	ne :	sa	m	ple	s i	n t	he									
											S	WI	TCF	111	۱G	pei	rio	۶d	wł	ner	n C	TE	IN	LIN	NE	N	OD	θE	is s	et.									
											٧	Whe	en t	the	e de	evi	ce	is	in	Ac	D	m	od	e, '	th	is	is ι	ise	ed ۱	vh	en	th	e						
											r	ece	ive	d	СТЕ	Ту	p	e is	" <i>4</i>	۱o	2 2	2 μ	ls"	. w	۷h	er	ı in	A	ъA	ma	od	e, t	his	is					
											U	ised	d w	he	n T	s٧	VI	TCH	ЧS	PA	CI	NG	i is	4	μs	5.													
			4us	1							4	l μs																											
			2us	2							2	2 μs																											
			1us	3							1	μs																											
			500ns	4							C).5 µ	JS																										
			250ns	5							C).25	μs																										
			125ns	6							C).12	5 μ	ιs																									
н	RW	SOCONF									s	0 bi	it p	at	teri	n t	:0	ma	itc	h																			
											-	he				. : 6		+	h	+ -		<i>(</i> -),									- 4	·							

The least significant bit always corresponds to the first bit of S0 received.



Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	I I I I I I I I H H H H H H H H G G G F F F E E C B A
Reset 0x00002800	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID	
I RW SOMASK	S0 bit mask to set which bit to match
	The least significant bit always corresponds to the first bit
	of SO received.

7.26.15.117 DFECTRL1

Address offset: 0x910

Various configuration for Direction finding

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ІНННН GGGFEEE СССВ ААААА
Rese	t 0x000	23282		0 0 0 0 0 0 0	0 0 0 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 0 0 0 1 0
ID					Description
А	RW	NUMBEROF8US			Length of the AoA/AoD procedure in number of 8 µs units
					Always used in TX mode, but in RX mode only when
					CTEINLINECTRLEN is 0
В	RW	DFEINEXTENSION			Add CTE extension and do antenna switching/sampling in
					this extension
			CRC	1	AoA/AoD procedure triggered at end of CRC
			Payload	0	Antenna switching/sampling is done in the packet payload
С	RW	TSWITCHSPACING			Interval between every time the antenna is changed in the
					SWITCHING state
			4us	1	4 μs
			2us	2	2 µs
			1us	3	1 µs
E	RW	TSAMPLESPACINGREF			Interval between samples in the REFERENCE period
			4us	1	4 μs
			2us	2	2 μs
			1us	3	1 μs
			500ns 250ns	4 5	0.5 μs 0.25 μs
			125ns	6	0.25 μs
F	RW	SAMPLETYPE	123113	0	Whether to sample I/Q or magnitude/phase
			IQ	0	Complex samples in I and Q
			MagPhase	1	Complex samples as magnitude and phase
G	RW	TSAMPLESPACING			Interval between samples in the SWITCHING period when
					CTEINLINECTRLEN is 0
					When CTEINLINECTRLEN is 1, CTEINLINERXMODE1US
					or CTEINLINERXMODE2US is used instead of
					TSAMPLESPACING.
			4us	1	4 μs
			2us	2	2 μs
			1us	3	1 μs
			500ns	4	0.5 μs
			250ns	5	0.25 μs
			125ns	6	0.125 μs
н	RW	REPEATPATTERN			Repeat each individual antenna pattern N times

sequentially, i.e. P0, P0, P1, P1, P2, P2, P3, P3, etc.

Bit nu	umber			31	30	29 2	8 2	7 26	25	24	23	22	2 2 1	. 20	19	18	17	16	15	14	13 :	121	1 1() 9	8	7	6	5	4	3	2	1	0
ID								I	I	Т	Н	Н	Н	Н		G	G	G	F	E	E	E	C	С	С	В		А	A	A	Ą	A	A
Reset	t 0x000	23282		0	0	0	0 0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1 (0 0	1	0	1	0	0	0	0	0	1	0
			NoRepeat	0							Do	o ne	ot r	ере	eat	(1 t	ime	e in	to	tal)													
I	RW	AGCBACKOFFGAIN									at At sp an	the the eci ers	e st e st fieo tep	art art d nu). T ron	of (of) umb he i t-ei	CTE rece per init	eivi of g ial g thu	ng gair gair s tl	the h st h re he p	e CT eps edue gair	E, t (a ctio	ied he g opro n is ack-o	gain oxin imį	is l nate pler	ow ly 3	ere 3 di	db 3± din	y th 1 dI the	e B				

7.26.15.118 DFECTRL2

Address offset: 0x914

Start offset for Direction finding

Bit r	umber		31 30	29 28	3 27 2	262	25	242	23	22	212	20 19	9 18	3 17	16	15 1	L4 13	3 1 2	11 1	.0 9	8	7	6	5	43	2	1	0
ID					В	В	В	В	В	В	В	вB	B B	В	В			А	A	A A	A	А	А	Α.	A Α	A	А	А
Rese	et 0x000	00000	0 0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0 0	0	0	0
ID									De																			
A	RW	TSWITCHOFFSET						:	swi	itch	ing	in n	ium	ber	of	16 N	е eno ИНz	cloc	k cy	cles					g			
												-					r bey ve no			tri	gei	. OL	tne					
В	RW	TSAMPLEOFFSET						1	fine TSA	e tu AMI	inin PLE	g of OFF:	the SET	e sai =0 t	mpl he	ing first	er o insta sam erioc	int f iple	or al	IIQ	sar	npl	es. '	Witł				
								I	De	crea	asin	ig TS	SAN	IPLE	OF	FSE ⁻	T bey ve no	/onc		e tri	gge	r of	the					

7.26.15.119 SWITCHPATTERN

Address offset: 0x928

GPIO patterns to be used for each antenna

Maximum 8 GPIOs can be controlled. To secure correct signal levels on the pins, the pins must be configured in the GPIO peripheral as described in Pin configuration.

If, during switching, the total number of antenna slots is bigger than the number of written patterns, the RADIO loops back to the pattern used after the reference pattern.

A minimum number of three patterns must be written.



Bit n	umber			313	30 2	29 28	3 27	26	25 2	4 2	23 2	2 2	1 20) 19	9 18	17	16	15 :	14 1	3 1	2 1 1	. 10	9	8	7	6	5	4	3	2	1
ID																									А	А	A	A	A	A	A
Rese	t 0x000	00000		0	0	0 0	0	0	0 (0	0 0) (0 0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0	0	0	0	0
А	RW	SWITCHPATTERN								F	ill a	rra	ay of	f GF	210	pat	terr	ns fe	or a	ntei	nna	со	ntro	ol.							
										٦	The	GP	۹OP	oatt	ern	arr	ay s	size	is 4	0 ei	ntri	es.									

When written, bit n corresponds to the GPIO configured in PSEL.DFEGPIO[n].

When read, returns the number of GPIO patterns written since the last time the array was cleared. Use CLEARPATTERN to clear the array.

7.26.15.120 CLEARPATTERN

Address offset: 0x92C

Clear the GPIO pattern array for antenna control

Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	RW	CLEARPATTERN			Clears GPIO pattern array for antenna control
			Clear	1	Clear the GPIO pattern

7.26.15.121 PSEL.DFEGPIO[n] (n=0..7)

Address offset: 0x930 + (n × 0x4)

Pin select for DFE pin n

Must be set before enabling the radio

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВААААА
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.26.15.122 DFEPACKET.PTR

Address offset: 0x950

Data pointer



Bit n	umber		31	30	29	28 2	27 2	62	5 2	42	3 2	2 2	12	0 1	91	8 17	16	5 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
ID			А	А	А	A	A A	. /	A A	A	A A	A A	A	A A	A	AA	A	A	A	А	А	A	A	A	A	A	A	A	A	A ,	Ą	A
Rese	t 0x010	00000	0	0	0	0	0 0) (01	. () () () () () () 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																
А	RW	PTR								D	ata	ро	oint	er																		

See the memory chapter for details about which memories are available for EasyDMA.

7.26.15.123 DFEPACKET.MAXCNT

Address offset: 0x954

Maximum number of buffer words to transfer

ID	R/W			
Rese	t 0x000	01000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit n	umber		31 30 29 28 27 26	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.26.15.124 DFEPACKET.AMOUNT

Address offset: 0x958

Number of samples transferred in the last transaction

Δ	ID R/W Field Value ID Value				Description Number of samples trai	sferre	d in t	he last	tran	sact	ion				
Rese		00000				00	00	00	0 (U	0 0	U	υι) 0
	+ 000										•		•		
ID						A A	A A	A A	AA	A A	А	A A	A	A A	A A
Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16	15 14	13 12	11 10	98	37	6	54	3	2 1	1 0

7.26.15.125 POWER

Address offset: 0xFFC

Peripheral power control

Bit n	umber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	POWER			Peripheral power control. The peripheral and its registers
					will be reset to its initial state by switching the peripheral
					off and then back on again.
			Disabled	0	Peripheral is powered off
			Enabled	1	Peripheral is powered on



7.26.16 Electrical specification

7.26.16.1 General radio characteristics

Symbol	Description	Min.	Тур.	Max.	Units
f _{OP}	Operating frequencies	2360		2500	MHz
f _{PLL,CH,SP}	PLL channel spacing		1.0		MHz
f _{delta,1M}	Frequency deviation @ 1 Mbps		±170		kHz
f _{delta,ble,1M}	Frequency deviation @ Bluetooth LE 1 Mbps		±250		kHz
f _{DELTA,2M}	Frequency deviation @ 2 Mbps		±320		kHz
f _{DELTA,BLE,2M}	Frequency deviation @ Bluetooth LE 2 Mbps		±500		kHz
fsk _{BPS}	On-the-air data rate	125		2000	kbps
f _{chip, IEEE 802.15.4}	Chip rate in IEEE 802.15.4 mode		2000		kchip/s

7.26.16.2 Radio current consumption (transmitter)

Symbol	Description	Min.	Тур.	Max.	Units
I _{TX,PLUS3dBM,DCDC}	TX only run current DC/DC, 3 V, P _{RF} = +3 dBm		5.1		mA
I _{TX,PLUS3dBM}	TX only run current P _{RF} = +3 dBm		11.3		mA
I _{TX,0dBM,DCDC}	TX only run current DC/DC, 3 V, P _{RF} = 0 dBm		3.4		mA
I _{TX,0dBM}	TX only run current $P_{RF} = 0 \text{ dBm}$		9.1		mA
I _{TX,MINUS4dBM,DCDC}	TX only run current DC/DC, 3 V, P_{RF} = -4 dBm		2.7		mA
I _{TX,MINUS4dBM}	TX only run current P _{RF} = -4 dBm		7.2		mA
I _{TX,MINUS8dBM,DCDC}	TX only run current DC/DC, 3 V, P_{RF} = -8 dBm		2.2		mA
I _{TX,MINUS8dBM}	TX only run current P _{RF} = -8 dBm		5.8		mA
ITX,MINUS12dBM,DCDC	TX only run current DC/DC, 3 V, P _{RF} = -12 dBm		2.0		mA
I _{TX,MINUS12dBM}	TX only run current P _{RF} = -12 dBm		5.0		mA
ITX,MINUS16dBM,DCDC	TX only run current DC/DC, 3 V, P _{RF} = -16 dBm		1.8		mA
I _{TX,MINUS16dBM}	TX only run current P_{RF} = -16 dBm		4.5		mA
I _{TX,MINUS20dBM,DCDC}	TX only run current DC/DC, 3 V, P_{RF} = -20 dBm		1.7		mA
I _{TX,MINUS20dBM}	TX only run current P _{RF} = -20 dBm		4.2		mA
I _{TX,MINUS40dBM,DCDC}	TX only run current DC/DC, 3 V, P_{RF} = -40 dBm		1.5		mA
I _{TX,MINUS40dBM}	TX only run current P _{RF} = -40 dBm		3.8		mA
I _{START,TX} ,DCDC	TX start-up current DC/DC, 3 V, P _{RF} = 4 dBm		2.4		mA
I _{START,TX}	TX start-up current, P _{RF} = 4 dBm		5.4		mA

7.26.16.3 Radio current consumption (Receiver)

Symbol	Description	Min.	Тур.	Max.	Units
I _{RX,1M,DCDC}	RX only run current DC/DC, 3 V, 1 Mbps/1 Mbps Bluetooth		2.7		mA
	LE mode				
I _{RX,1M}	RX only run current LDO, 3 V, 1 Mbps/1 Mbps Bluetooth LE		6.7		mA
	mode				
I _{RX,2M,DCDC}	RX only run current DC/DC, 3 V, 2 Mbps/2 Mbps Bluetooth		3.1		mA
	LE mode				
I _{RX,2M}	RX only run current LDO, 3 V, 2 Mbps/2 Mbps Bluetooth LE		7.9		mA
	mode				
I _{START,RX,1M,DCDC}	RX start-up current DC/DC, 3 V, 1 Mbps/1 Mbps Bluetooth				mA
	LE mode				
I _{START,RX,1M}	RX start-up current 1 Mbps/1 Mbps Bluetooth LE mode				mA



7.26.16.4 Transmitter specification

Symbol	Description	Min.	Тур.	Max.	Units
P _{RF}	Maximum output power		3.0		dBm
P _{RFC}	RF power control range		23.0		dB
P _{RFCR}	RF power accuracy		±2		dB
P _{RF1,1}	1st Adjacent Channel Transmit Power 1 MHz (1 Mbps)		-24		dBc
P _{RF2,1}	2nd Adjacent Channel Transmit Power 2 MHz (1 Mbps)		-52		dBc
P _{RF1,2}	1st Adjacent Channel Transmit Power 2 MHz (2 Mbps)		-25		dBc
P _{RF2,2}	2nd Adjacent Channel Transmit Power 4 MHz (2 Mbps)		-50		dBc
E _{vm}	Error vector magnitude in IEEE 802.15.4 mode				%rms
Pharm2nd, IEEE 802	2.15.4 2nd harmonics in IEEE 802.15.4 mode		-51		dBm
Pharm3rd, IEEE 802	2.15.4 3rd harmonics in IEEE 802.15.4 mode		-51		dBm




Figure 170: Output power, 1 Mbps Bluetooth low energy mode, at maximum TXPOWER setting (typical values)






Figure 171: Output power, 1 Mbps Bluetooth low energy mode, at 0 dBm TXPOWER setting (typical values)

7.26.16.5 Receiver operation

Symbol	Description	Min.	Тур.	Max.	Units
P _{RX,MAX}	Maximum received signal strength at < 0.1% PER		0		dBm
P _{SENS,IT,1M}	Sensitivity, 1 Mbps nRF mode ideal transmitter ¹²		-95		dBm
P _{SENS,IT,2M}	Sensitivity, 2 Mbps nRF mode ideal transmitter ¹²		-92		dBm
P _{SENS,IT,SP,1M,BLE}	Sensitivity, 1 Mbps Bluetooth LE ideal transmitter, packet		-98		dBm
	length \leq 37 bytes BER = 1E-3 ¹³				
P _{SENS,IT,LP,1M,BLE}	Sensitivity, 1 Mbps Bluetooth LE ideal transmitter, packet		-97		dBm
	length \geq 128 bytes BER = 1E-4 ¹⁴				
P _{SENS,IT,SP,2M,BLE}	Sensitivity, 2 Mbps Bluetooth LE ideal transmitter, packet		-95		dBm
	length \leq 37 bytes				
PSENS, IT, BLE LE125k	Sensitivity, 125 kbps Bluetooth LE mode		-104		dBm
PSENS, IT, BLE LE500k	Sensitivity, 500 kbps Bluetooth LE mode		-100		dBm
PSENS, IEEE 802.15.4	Sensitivity in IEEE 802.15.4 mode		-101		dBm



¹² Typical sensitivity applies when ADDR0 is used for receiver address correlation. When ADDR[1...7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3 dB.

 ¹³ As defined in the Bluetooth Core Specification v4.0 Volume 6: Core System Package (Low Energy Controller Volume).

¹⁴ Equivalent BER limit < 10E-04.




Figure 172: Sensitivity, 1 Mbps Bluetooth low energy mode, Regulator = DCDC (typical values)

7.26.16.6 RX selectivity

RX selectivity with equal modulation on interfering signal¹⁵

Symbol	Description	Min.	Тур.	Max.	Units
C/I _{1M,co-channel}	1Mbps mode, co-channel interference				dB
C/I _{1M,-1MHz}	1 Mbps mode, Adjacent (-1 MHz) interference				dB
C/I _{1M,+1MHz}	1 Mbps mode, Adjacent (+1 MHz) interference				dB
C/I _{1M,-2MHz}	1 Mbps mode, Adjacent (-2 MHz) interference				dB
C/I _{1M,+2MHz}	1 Mbps mode, Adjacent (+2 MHz) interference				dB
C/I _{1M,-3MHz}	1 Mbps mode, Adjacent (-3 MHz) interference				dB
C/I _{1M,+3MHz}	1 Mbps mode, Adjacent (+3 MHz) interference				dB
C/I _{1M,±6MHz}	1 Mbps mode, Adjacent (≥6 MHz) interference				dB
C/I _{1MBLE,co-channel}	1 Mbps Bluetooth LE mode, co-channel interference		6.9		dB
C/I _{1MBLE,-1MHz}	1 Mbps Bluetooth LE mode, Adjacent (-1 MHz) interference		-2.6		dB
C/I _{1MBLE,+1MHz}	1 Mbps Bluetooth LE mode, Adjacent (+1 MHz) interference		-8.5		dB
C/I _{1MBLE,-2MHz}	1 Mbps Bluetooth LE mode, Adjacent (-2 MHz) interference		-27		dB
C/I _{1MBLE,+2MHz}	1 Mbps Bluetooth LE mode, Adjacent (+2 MHz) interference		-45		dB
C/I _{1MBLE,>3MHz}	1 Mbps Bluetooth LE mode, Adjacent (≥3 MHz) interference		-50		dB
C/I _{1MBLE,image}	Image frequency interference		-27		dB
C/I _{1MBLE,image,1MHz}	Adjacent (1 MHz) interference to in-band image frequency		-41		dB
C/I _{2M,co-channel}	2 Mbps mode, co-channel interference				dB
C/I _{2M,-2MHz}	2 Mbps mode, Adjacent (-2 MHz) interference				dB
C/I _{2M,+2MHz}	2 Mbps mode, Adjacent (+2 MHz) interference				dB
C/I _{2M,-4MHz}	2 Mbps mode, Adjacent (-4 MHz) interference				dB
C/I _{2M,+4MHz}	2 Mbps mode, Adjacent (+4 MHz) interference				dB

¹⁵ Desired signal level at P_{IN} = -67 dBm. One interferer is used, having equal modulation as the desired signal. The input power of the interferer where the sensitivity equals BER = 1E-4 is presented.



Symbol	Description	Min.	Тур.	Max.	Units
C/I _{2M,-6MHz}	2 Mbps mode, Adjacent (-6 MHz) interference				dB
C/I _{2M,+6MHz}	2 Mbps mode, Adjacent (+6 MHz) interference				dB
C/I _{2M,≥12MHz}	2 Mbps mode, Adjacent (≥12 MHz) interference				dB
C/I _{2MBLE,co-channel}	2 Mbps Bluetooth LE mode, co-channel interference		7.1		dB
C/I _{2MBLE,-2MHz}	2 Mbps Bluetooth LE mode, Adjacent (-2 MHz) interference		-2		dB
C/I _{2MBLE,+2MHz}	2 Mbps Bluetooth LE mode, Adjacent (+2 MHz) interference		-11		dB
C/I _{2MBLE,-4MHz}	2 Mbps Bluetooth LE mode, Adjacent (-4 MHz) interference		-22		dB
C/I _{2MBLE,+4MHz}	2 Mbps Bluetooth LE mode, Adjacent (+4 MHz) interference		-47		dB
C/I _{2MBLE,≥6MHz}	2 Mbps Bluetooth LE mode, Adjacent (≥6 MHz) interference		-54		dB
C/I _{2MBLE,image}	Image frequency interference		-22		dB
C/I _{2MBLE,image} , 2MHz	Adjacent (2 MHz) interference to in-band image frequency		-42		dB
C/I _{125k BLE LR,co-}	125 kbps Bluetooth LE LR mode, co-channel interference				dB
channel					
C/I _{125k BLE LR,-1MHz}	125 kbps Bluetooth LE LR mode, Adjacent (-1 MHz)				dB
	interference				
C/I _{125k BLE LR,+1MHz}	125 kbps Bluetooth LE LR mode, Adjacent (+1 MHz)				dB
	interference				
C/I _{125k BLE LR,-2MHz}	125 kbps Bluetooth LE LR mode, Adjacent (-2 MHz)				dB
	interference				
C/I _{125k BLE LR,+2MHz}	125 kbps Bluetooth LE LR mode, Adjacent (+2 MHz)				dB
	interference				
C/I _{125k BLE LR,>3MHz}	125 kbps Bluetooth LE LR mode, Adjacent (≥3 MHz)				dB
	interference				
C/I _{125k BLE LR,image}	Image frequency interference				dB
C/I _{IEEE 802.15.4,-5MHz}	IEEE 802.15.4 mode, Adjacent (-5 MHz) rejection		-33		dB
C/I _{IEEE 802.15.4,+5MHz}	IEEE 802.15.4 mode, Adjacent (+5 MHz) rejection		-38		dB
C/I _{IEEE 802.15.4,}	IEEE 802.15.4 mode, Alternate (±10 MHz) rejection		-50		dB

7.26.16.7 RX intermodulation

RX intermodulation. Desired signal level at $P_{IN} = -64$ dBm. Two interferers with equal input power are used. The interferer closest in frequency is not modulated, the other interferer is modulated equal with the desired signal. The input power of the interferers where the sensitivity equals BER = 1E-3 is presented.

Symbol	Description	Min.	Тур.	Max.	Units
PIMD,5TH,1M	IMD performance, 1 Mbps, 5th offset channel, packet				dBm
	length ≤ 37 bytes				
PIMD,5TH,1M,BLE	IMD performance, Bluetooth LE 1 Mbps, 5th offset channel,		-26		dBm
	packet length ≤ 37 bytes				
PIMD,5TH,2M	IMD performance, 2 Mbps, 5th offset channel, packet				dBm
	length ≤ 37 bytes				
PIMD,5TH,2M,BLE	IMD performance, Bluetooth LE 2 Mbps, 5th offset channel,		-22		dBm
	packet length ≤ 37 bytes				

7.26.16.8 Radio timing

Symbol	Description	Min.	Тур.	Max.	Units
t _{TXEN,BLE,1M}	Time between TXEN task and READY event after channel		140		μs
	FREQUENCY configured (1 Mbps Bluetooth LE and 150 μs				
	TIFS)				



Symbol	Description	Min.	Тур.	Max.	Units
t _{TXEN,FAST,BLE,1M}	Time between TXEN task and READY event after channel		40		μs
	FREQUENCY configured (1 Mbps Bluetooth LE with fast				
	ramp-up and 150 μs TIFS)				
t _{TXDIS,BLE,1M}	When in TX, delay between DISABLE task and DISABLED		6		μs
	event for MODE = Nrf_1Mbit and MODE = Ble_1Mbit				
t _{RXEN,BLE,1M}	Time between the RXEN task and READY event after		140		μs
	channel FREQUENCY configured (1 Mbps Bluetooth LE)				
t _{RXEN,FAST,BLE,1M}	Time between the RXEN task and READY event after		40		μs
	channel FREQUENCY configured (1 Mbps Bluetooth LE with				
	fast ramp-up)				
t _{RXDIS,BLE,1M}	When in RX, delay between DISABLE task and DISABLED		0		μs
	event for MODE = Nrf_1Mbit and MODE = Ble_1Mbit				
t _{TXDIS,BLE,2M}	When in TX, delay between DISABLE task and DISABLED		4		μs
	event for MODE = Nrf_2Mbit and MODE = Ble_2Mbit				
t _{RXDIS,BLE,2M}	When in RX, delay between DISABLE task and DISABLED		0		μs
	event for MODE = Nrf_2Mbit and MODE = Ble_2Mbit				
t _{TXEN,IEEE} 802.15.4	Time between TXEN task and READY event after channel		130		μs
	FREQUENCY configured (IEEE 802.15.4 mode)				
t _{TXEN,FAST,IEEE 802.15}	4 Time between TXEN task and READY event after channel		40		μs
	FREQUENCY configured (IEEE 802.15.4 mode with fast				
	ramp-up)				
t _{TXDIS,IEEE 802.15.4}	When in TX, delay between DISABLE task and DISABLED		21		μs
	event (IEEE 802.15.4 mode)				
t _{RXEN,IEEE 802.15.4}	Time between the RXEN task and READY event after		130		μs
	channel FREQUENCY configured (IEEE 802.15.4 mode)				
t _{RXEN,FAST,IEEE 802.15}	4 Time between the RXEN task and READY event after		40		μs
	channel FREQUENCY configured (IEEE 802.15.4 mode with				
	fast ramp-up)				
t _{RXDIS,IEEE 802.15.4}	When in RX, delay between DISABLE task and DISABLED		0.5		μs
	event (IEEE 802.15.4 mode)				
t _{RX-to-TX} turnaround	Maximum TX-to-RX or RX-to-TX turnaround time in IEEE		40		μs
	802.15.4 mode				

7.26.16.9 Received signal strength indicator (RSSI) specifications

Symbol	Description	Min.	Тур.	Max.	Units
RSSI _{ACC}	RSSI accuracy		±2		dB
RSSIRESOLUTION	RSSI resolution		1		dB
RSSI _{PERIOD}	RSSI sampling time from RSSI_START task		0.25		μs
RSSI _{SETTLE}	RSSI settling time after signal level change		15		μs

7.26.16.10 Jitter

Symbol	Description	Min.	Тур.	Max.	Units
t _{DISABLEDJITTER}	Jitter on DISABLED event relative to END event when		0.25		μs
	shortcut between END and DISABLE is enabled				
t _{readyjitter}	Jitter on READY event relative to TXEN and RXEN task		0.25		μs



Symbol	Description	Min.	Тур.	Max.	Units
ED_RSSISCALE	Scaling value when converting between hardware-reported value and dBm		5		
ED_RSSIOFFS	Offset value when converting between hardware-reported value and dBm		-93		

7.26.16.11 IEEE 802.15.4 mode energy detection constants

7.27 RNG — Random number generator

The Random number generator (RNG) generates true non-deterministic random numbers based on internal thermal noise that are suitable for cryptographic purposes. The RNG does not require a seed value.




Figure 173: Random number generator

The RNG is started by triggering the START task and stopped by triggering the STOP task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register. This means that after a VALRDY event is generated, the CPU has the time until the next VALRDY event to read out the random number from the VALUE register before it is overwritten by a new random number.

7.27.1 Bias correction

A bias correction algorithm is employed on the internal bit stream to remove any bias toward 1 or 0. The bits are then queued into an eight-bit register for parallel readout from the VALUE register.

It is possible to enable bias correction in the CONFIG register. This will result in slower value generation, but will ensure a statistically uniform distribution of the random values.

7.27.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next. This is especially true when bias correction is enabled.

7.27.3 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x41009000 NETWORK	RNG	RNG	NS	NA	Random number generato	r

Register	Offset	Security	Description
TASKS_START	0x000		Task starting the random number generator
TASKS_STOP	0x004		Task stopping the random number generator
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP

Table 132: Instances

Register	Offset	Security	Description
EVENTS_VALRDY	0x100		Event being generated for every new random number written to the VALUE register
PUBLISH_VALRDY	0x180		Publish configuration for event VALRDY
SHORTS	0x200		Shortcuts between local events and tasks
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
CONFIG	0x504		Configuration register
VALUE	0x508		Output random number

Table 133: Register overview

7.27.3.1 TASKS_START

Address offset: 0x000

Task starting the random number generator

Bit n	umber			31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	w	TASKS_START			Task starting the random number generator
			Trigger	1	Trigger task

7.27.3.2 TASKS_STOP

Address offset: 0x004

Task stopping the random number generator

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STOP			Task stopping the random number generator
			Trigger	1	Trigger task

7.27.3.3 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.27.3.4 SUBSCRIBE_STOP

Address offset: 0x084



Subscribe configuration for task STOP

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		В	A A A A A A A A A A A A A A A A A A A		
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.27.3.5 EVENTS_VALRDY

Address offset: 0x100

Event being generated for every new random number written to the VALUE register

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset 0x0000000		0 0 0 0 0 0 0			
ID					Description
А	RW	EVENTS_VALRDY			Event being generated for every new random number
					written to the VALUE register
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.27.3.6 PUBLISH_VALRDY

Address offset: 0x180

Publish configuration for event VALRDY

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	АААААААА
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event VALRDY will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.27.3.7 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
A RW VALRD	Y_STOP		Shortcut between event VALRDY and task STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut



7.27.3.8 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	VALRDY			Write '1' to enable interrupt for event VALRDY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.27.3.9 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
D		А
Reset 0x0000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
D R/W Field Value ID		
A RW VALRDY		Write '1' to disable interrupt for event VALRDY
Clear	1	Disable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

7.27.3.10 CONFIG

Address offset: 0x504

Configuration register

Bit n	umber			31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	DERCEN			Bias correction
			Disabled	0	Disabled
			Enabled	1	Enabled

7.27.3.11 VALUE

Address offset: 0x508

Output random number

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID			ААААА	AA
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID				
A	R	VALUE	[0255] Generated random number	




7.27.4 Electrical specification

7.27.4.1 RNG Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{rng,start}	Time from setting the START task to generation begins.		128		μs
	This is a one-time delay on START signal and does not apply				
	between samples.				
t _{RNG,RAW}	Run time per byte without bias correction. Uniform		32		μs
	distribution of 0 and 1 is not guaranteed.				
t _{RNG,BC}	Run time per byte with bias correction. Uniform			122	μs
	distribution of 0 and 1 is guaranteed. Time to generate a				
	byte cannot be guaranteed.				

7.28 RTC — Real-time counter

The real-time counter (RTC) module provides a generic, low-power timer on the low frequency clock source (LFCLK).





The RTC module features a 24-bit COUNTER, a 12-bit (1/X) prescaler, capture/compare registers, and a tick event generator.

7.28.1 Clock source

The RTC will run off the LFCLK.

When started, the RTC will automatically request the LFCLK source with RC oscillator if the LFCLK is not already running.

See CLOCK — Clock control on page 69 for more information about clock sources.

7.28.2 Resolution versus overflow and the prescaler

The relationship between the prescaler, counter resolution, and overflow is summarized in the following table.



Prescaler	Counter resolution	Overflow
0	30.517 μs	512 seconds
2 ⁸ -1	7812.5 μs	131072 seconds
2 ¹² -1	125 ms	582.542 hours

Table 134: RTC resolution versus overflow

The counter increment frequency is given by the following equation:

```
f_{RTC} [kHz] = 32.768 / (PRESCALER + 1 )
```

The PRESCALER register can only be written when the RTC is stopped.

The prescaler is restarted on tasks START, CLEAR and TRIGOVRFLW. That is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.

Examples:

1. Desired COUNTER frequency 100 Hz (10 ms counter period)

```
PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327
```

f_{RTC} = 99.9 Hz

10009.576 µs counter period

2. Desired COUNTER frequency 8 Hz (125 ms counter period)

PRESCALER = round(32.768 kHz / 8 Hz) - 1 = 4095

 $f_{RTC} = 8 Hz$

125 ms counter period

7.28.3 Counter register

The internal <<COUNTER>> register increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. <<PRESC>> is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER.




Figure 175: Timing diagram - COUNTER_PRESCALER_0






Figure 176: Timing diagram - COUNTER_PRESCALER_1

7.28.3.1 Reading the counter register

To read the COUNTER register, the internal <<COUNTER>> value is sampled.

To ensure that the <<COUNTER>> is safely sampled (considering that an LFCLK transition may occur during a read), the CPU and core memory bus are halted for four PCLK16M cycles. In addition, the read takes the CPU two PCLK16M cycles, resulting in the COUNTER register read taking maximum six PCLK16M clock cycles.

7.28.4 Overflow

An OVRFLW event is generated on COUNTER register overflow (overflowing from 0xFFFFFF to 0).

The TRIGOVRFLW task will set the COUNTER value to $0 \times FFFF0$, to allow software test of the overflow condition.

Note: The OVRFLW event is disabled by default.

7.28.5 Tick event

The TICK event enables low-power tickless RTOS implementation, as it optionally provides a regular interrupt source for an RTOS with no need for use of the ARM SysTick feature.

Using the TICK event, rather than the SysTick, allows the CPU to be powered down while keeping RTOS scheduling active.

Note: The TICK event is disabled by default.

7.28.6 Event control

To optimize the RTC power consumption, events in the RTC can be individually disabled to prevent PCLK16M and HFCLK from being requested when those events are triggered. This is managed using the EVTEN register.

This means that the RTC implements a slightly different task and event system compared to the standard system described in Peripheral interface on page 146. The RTC task and event system is illustrated in the following figure.






Figure 177: Tasks, events, and interrupts in the RTC

7.28.7 Capture

The RTC implements one capture task for every available capture/compare register.

Every time TASKS_CAPTURE[n] is triggered, <<COUNTER>> is copied to the corresponding CC[n] register.

If the CAPTURE and CLEAR tasks are triggered at the same time, the CAPTURE task will be prioritized. This means that the CC[n] register for the corresponding CAPTURE[n] task will be set to the captured value before the counter is reset. There is a delay of 6 PCLK16M periods from when the TASKS_CAPTURE[n] is triggered until the corresponding CC[n] register is updated.

The CAPTURE[n] tasks will not generate COMPARE[n] events, even though CC[n] will then equal the COUNTER.

7.28.8 Compare

The RTC implements one COMPARE event for every available compare register.

When the COUNTER is incremented and then becomes equal to the value specified in the register CC[n], the corresponding compare event COMPARE[n] is generated.

When writing a CC[n] register, the RTC COMPARE event exhibits several behaviors. See the following figures for more information.

If a CC value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.






Figure 178: Timing diagram - COMPARE_CLEAR

If a CC value is N and the COUNTER value is N when the START task is set, this will not trigger a COMPARE event.




Figure 179: Timing diagram - COMPARE_START

A COMPARE event occurs when a CC value is N, and the COUNTER value transitions from N-1 to N.




Figure 180: Timing diagram - COMPARE

If the COUNTER value is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.






Figure 181: Timing diagram - COMPARE_N+2

If the COUNTER value is N, writing N or N+1 to a CC register may not trigger a COMPARE event.




Figure 182: Timing diagram - COMPARE_N+1

If the COUNTER value is N, and the current CC value is N+1 or N+2 when a new CC value is written, a match may trigger on the previous CC value before the new value takes effect. If the current CC value is greater than N+2 when the new value is written, there will be no event due to the old value.




Figure 183: Timing diagram - COMPARE_N-1

If the COMPARE[i]_CLEAR short is enabled, the COUNTER will be cleared one LFClk after the COMPARE event.






Figure 184: Timing diagram - COMPARE_CLEAR

7.28.9 Task and event jitter/delay

Jitter or delay in the RTC, is due to the peripheral clock being a low frequency clock (LFCLK), which is not synchronous to the faster PCLK16M.

Registers in the peripheral interface that are part of the PCLK16M domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the PCLK16M domain, and is latched on a read from an internal COUNTER register in the LFCLK domain. The COUNTER register is modified each time the RTC ticks. The registers are synchronised between the two clock domains (PCLK16M and LFCLK).

CLEAR and STOP (and TRIGOVRFLW, which is not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and a rising edge of the LFCLK. This is between 15.2585 μ s and 45.7755 μ s – rounded to 15 μ s and 46 μ s for the remainder of the section.





Figure 185: Timing diagram - DELAY_CLEAR

When a STOP task is triggered, the PCLK16M domain will immediately prevent the generation of any EVENTS from the RTC. However, as seen in the following figure, the COUNTER value can still increment one final time.







The START task will start the RTC. Assuming that the LFCLK was previously running and stable, the first increment of COUNTER (and instance of TICK event) will be typically after 30.5 μ s ±15 μ s. Additional delay will occur if the RTC is started before the LFCLK is running, see CLOCK — Clock control on page 69 for LFLK startup times. The software should therefore wait for the first TICK if it has to make sure that the RTC is running. Sending a TRIGOVRFLW task sets the COUNTER to a value close to overflow. However, since the update of COUNTER relies on a stable LFCLK, sending this task while LFCLK is not running will also add additional delay as previously described. The figures show the smallest and largest delays on the START task, appearing as a ±15 μ s jitter on the first COUNTER increment.




Figure 188: Timing diagram - JITTER_START+

The following tables summarize jitter introduced for tasks and events. Any 32.768 kHz clock jitter will come in addition to these numbers.



Task	Delay
CLEAR, START, STOP, TRIGOVRFLOW	+15 to 46 μs

Table 135: RTC jitter magnitudes on tasks

Operation/Function	Jitter
START to COUNTER increment	± 15 μs
COMPARE to COMPARE ¹⁶	± 62.5 ns

Table 136: RTC jitter magnitudes on events

7.28.10 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50014000 APPLICATION		RTC0 : S	US	NA	Real time counter 0	
0x40014000	N NIC	RTC0 : NS	03	NA .	Real time counter o	
0x50015000 APPLICATION		RTC1 : S	US	NA	Real time counter 1	
0x40015000	N NIC	RTC1 : NS	03	NA .	Near time counter 1	
0x41011000 NETWORK	RTC	RTC0	NS	NA	Real-time counter 0	
0x41016000 NETWORK	RTC	RTC1	NS	NA	Real-time counter 1	

Table 137: Instances

Register	Offset S	Security	Description
TASKS_START	0x000		Start RTC counter
TASKS_STOP	0x004		Stop RTC counter
TASKS_CLEAR	0x008		Clear RTC counter
TASKS_TRIGOVRFLW	0x00C		Set counter to 0xFFFFF0
TASKS_CAPTURE[n]	0x040		Capture RTC counter to CC[n] register
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP
SUBSCRIBE_CLEAR	0x088		Subscribe configuration for task CLEAR
SUBSCRIBE_TRIGOVRFLW	0x08C		Subscribe configuration for task TRIGOVRFLW
SUBSCRIBE_CAPTURE[n]	0x0C0		Subscribe configuration for task CAPTURE[n]
EVENTS_TICK	0x100		Event on counter increment
EVENTS_OVRFLW	0x104		Event on counter overflow
EVENTS_COMPARE[n]	0x140		Compare event on CC[n] match
PUBLISH_TICK	0x180		Publish configuration for event TICK
PUBLISH_OVRFLW	0x184		Publish configuration for event OVRFLW
PUBLISH_COMPARE[n]	0x1C0		Publish configuration for event COMPARE[n]
SHORTS	0x200		Shortcuts between local events and tasks
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
EVTEN	0x340		Enable or disable event routing
EVTENSET	0x344		Enable event routing
EVTENCLR	0x348		Disable event routing
COUNTER	0x504		Current counter value
PRESCALER	0x508		12-bit prescaler for counter frequency (32768 / (PRESCALER + 1)). Must be written
			when RTC is stopped.

¹⁶ Assumes RTC runs continuously between these events.



Register	Offset	Security	Description
CC[n]	0x540		Compare register n
		Tab	le 138: Reaister overview

7.28.10.1 TASKS_START

Address offset: 0x000

Start RTC counter

Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_START			Start RTC counter
			Trigger	1	Trigger task

7.28.10.2 TASKS_STOP

Address offset: 0x004

Stop RTC counter

Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STOP			Stop RTC counter
			Trigger	1	Trigger task

7.28.10.3 TASKS_CLEAR

Address offset: 0x008

Clear RTC counter

Bit n	umber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_CLEAR			Clear RTC counter
			Trigger	1	Trigger task

7.28.10.4 TASKS_TRIGOVRFLW

Address offset: 0x00C

Set counter to 0xFFFF0



Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID					
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	W	TASKS_TRIGOVRFLW			Set counter to 0xFFFFF0
			Trigger	1	Trigger task

7.28.10.5 TASKS_CAPTURE[n] (n=0..3)

Address offset: $0x040 + (n \times 0x4)$

Capture RTC counter to CC[n] register

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_CAPTURE			Capture RTC counter to CC[n] register
			Trigger	1	Trigger task

7.28.10.6 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.28.10.7 SUBSCRIBE_STOP

Address offset: 0x084

Subscribe configuration for task STOP

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription

7.28.10.8 SUBSCRIBE_CLEAR

Address offset: 0x088

Subscribe configuration for task CLEAR



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task CLEAR will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.28.10.9 SUBSCRIBE_TRIGOVRFLW

Address offset: 0x08C

Subscribe configuration for task TRIGOVRFLW

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task TRIGOVRFLW will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.28.10.10 SUBSCRIBE_CAPTURE[n] (n=0..3)

Address offset: $0x0C0 + (n \times 0x4)$

Subscribe configuration for task CAPTURE[n]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task CAPTURE[n] will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.28.10.11 EVENTS_TICK

Address offset: 0x100

Event on counter increment

Bit number			31 30 29 28 27 26 25 24	¹ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Reset 0x00	000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W				Description
A RW	EVENTS_TICK			Event on counter increment
		NotGenerated	0	Event not generated
		Generated	1	Event generated



7.28.10.12 EVENTS_OVRFLW

Address offset: 0x104

Event on counter overflow

Bit n	umber			31 30 29 28 27 26 25 24	¹ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_OVRFLW			Event on counter overflow
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.28.10.13 EVENTS_COMPARE[n] (n=0..3)

Address offset: 0x140 + (n × 0x4)

Compare event on CC[n] match

Bit number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Reset 0x00	000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W				Description
A RW	EVENTS_COMPARE			Compare event on CC[n] match
		NotGenerated	0	Event not generated
		Generated	1	Event generated

7.28.10.14 PUBLISH_TICK

Address offset: 0x180

Publish configuration for event TICK

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		В	A A A A A A A A A		
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event TICK will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.28.10.15 PUBLISH_OVRFLW

Address offset: 0x184

Publish configuration for event OVRFLW



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event OVRFLW will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.28.10.16 PUBLISH_COMPARE[n] (n=0..3)

Address offset: $0x1C0 + (n \times 0x4)$

Publish configuration for event COMPARE[n]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event COMPARE[n] will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled		Enable publishing

7.28.10.17 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	Bit number			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Rese	Reset 0x00000000			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A-D	RW	COMPARE[i]_CLEAR			Shortcut between event COMPARE[i] and task CLEAR
		(i=03)			
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

7.28.10.18 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ТІСК			Write '1' to enable interrupt for event TICK
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	OVRFLW			Write '1' to enable interrupt for event OVRFLW
			Set	1	Enable



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
C-F	RW	COMPARE[i] (i=03)			Write '1' to enable interrupt for event COMPARE[i]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.28.10.19 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ТІСК			Write '1' to disable interrupt for event TICK
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	OVRFLW			Write '1' to disable interrupt for event OVRFLW
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
C-F	RW	COMPARE[i] (i=03)			Write '1' to disable interrupt for event COMPARE[i]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.28.10.20 EVTEN

Address offset: 0x340

Enable or disable event routing

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					FEDC BA
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ТІСК			Enable or disable event routing for event TICK
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	OVRFLW			Enable or disable event routing for event OVRFLW
			Disabled	0	Disable
			Enabled	1	Enable
C-F	RW	COMPARE[i] (i=03)			Enable or disable event routing for event COMPARE[i]
			Disabled	0	Disable
			Enabled	1	Enable



7.28.10.21 EVTENSET

Address offset: 0x344

Enable event routing

Bit n	umber			3	1 30	29 2	8 27	262	25 :	24	23	22	21 2	01	9 18	31	7 16	51	5 14	4 13	3 1 2	11	10	9	8	7	6	54	3	2	1	כ
ID														1	E	(b c														В	A
Rese	et 0x000	00000		0	0	0 0	0 0	0	0	0	0	0	0 0) (0 0) (0 0) () (0	0	0	0	0	0	0	0	0 0	0	0	0	5
ID											De																					
А	RW	ТІСК									Wr	rite	'1' to	o e	nab	le	eve	nt	rou	tin	g fo	r ev	/en	t Tl	СК							
			Disabled	0							Rea	ad:	Disa	ble	ed																	
			Enabled	1							Rea	ad:	Enal	ble	d																	
			Set	1							Ena	able	9																			
В	RW	OVRFLW								,	Wr	rite	'1' to	o e	nab	le	eve	nt	rou	tin	g fo	r ev	/en	t O	/RF	LW						
			Disabled	0							Rea	ad:	Disa	ble	d																	
			Enabled	1							Rea	ad:	Enal	ble	d																	
			Set	1							Ena	able	5																			
C-F	RW	COMPARE[i] (i=03)									Wr	rite	'1' te	o e	nab	le	eve	nt	rou	tin	g fo	r ev	/en	t CC	M	PAF	RE[i]]				
			Disabled	0							Rea	ad:	Disa	ble	ed																	
			Enabled	1							Rea	ad:	Enal	ble	d																	
			Set	1							Ena	able	e																			

7.28.10.22 EVTENCLR

Address offset: 0x348

Disable event routing

D:+				21 20 20 20 27 26 25 2	
BIT N	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	RW	ТІСК			Write '1' to disable event routing for event TICK
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
			Clear	1	Disable
В	RW	OVRFLW			Write '1' to disable event routing for event OVRFLW
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
			Clear	1	Disable
C-F	RW	COMPARE[i] (i=03)			Write '1' to disable event routing for event COMPARE[i]
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
			Clear	1	Disable

7.28.10.23 COUNTER

Address offset: 0x504

Current counter value



Δ	R	COUNTER	Value ID	Value -	Counter value
ID	R/W				Description
Rese	et 0x000	00000		0 0 0 0 0 0 0	
ID					A A A A A A A A A A A A A A A A A A A
Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.28.10.24 PRESCALER

Address offset: 0x508

12-bit prescaler for counter frequency (32768 / (PRESCALER + 1)). Must be written when RTC is stopped.

	w	PRESCALER		Prescaler value
ID R				
Reset 0	x0000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit num	nber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.28.10.25 CC[n] (n=0..3)

Address offset: 0x540 + (n × 0x4)

Compare register n

Bit n	umber		31 30 29 28 27 26 25 24 2	3 22 21	20 19	18 17	/ 16 1	15 14	13 1	2 11	10 9	98	7	6	5	43	2	1 0
ID			A	ААА	A A	A A	А	A A	A	A A	A	A A	A	А	А	A A	Α	A A
Rese	t 0x000	00000	0 0 0 0 0 0 0 0	000	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0	0	0 0	0	0 0
ID																		
A	RW	COMPARE	C	ompar	e valu	e												

7.28.11 Electrical specification

7.29 SAADC — Successive approximation analog-todigital converter

SAADC is a differential successive approximation register (SAR) analog-to-digital converter (ADC).

The main features of SAADC are the following:

- 8/10/12-bit resolution, 14-bit resolution with oversampling
- Multiple analog inputs:
 - AINO to AIN7 pins
 - VDD pin
 - VDDHDIV5 (through **VDDH** pin)
- Up to eight input channels:
 - One channel per single-ended input and two channels per differential input
 - Scan mode can be configured with both single-ended channels and differential channels
 - Each channel can be configured to select any of the above analog inputs
- Full scale input range (0 to VDD)
- Sampling triggered via a task from software or a PPI channel for full flexibility on sample frequency source from a low-power 32.768 kHz RTC or more accurate 1/16 MHz timers



- One-shot conversion mode to sample a single channel
- Scan mode to sample a series of channels in sequence with configurable sample delay
- Support for direct sample transfer to RAM using EasyDMA
- Interrupts on single sample and full buffer events
- Samples stored as 16-bit two's complement values for differential and single-ended sampling
- Continuous sampling without the need of an external timer
- Internal resistor string
- On-the-fly limit checking

7.29.1 Shared resources

The ADC can coexist with COMP and other peripherals using one of **AINO-AIN7**, provided these are assigned to different pins.

It is not recommended to select the same analog input pin for both modules.

7.29.2 Overview

The ADC supports up to eight external analog input channels. It can be operated in One-shot mode with sampling under software control, or Continuous mode with a programmable sampling rate.

The analog inputs can be configured as eight single-ended inputs, four differential inputs, or a combination of these. Each channel can be configured to select one of the following:

- AINO to AIN7 pins
- VDD pin
- **VDDHDIV5** (through VDDH pin)

Channels can be sampled individually in One-shot or Continuous sampling modes. Using Scan mode, multiple channels can be sampled in sequence. Channels can also be oversampled to improve noise performance.




Figure 189: Simplified ADC block diagram

Internally, the ADC is always a differential analog-to-digital converter, but by default it is configured with single-ended input SE in the MODE field of the CH[n].CONFIG register. In Single-ended (SE) mode, the negative input will be shorted to ground internally.

In Single-ended mode, the assumption is that the internal ground of the ADC is the same as the external ground that the measured voltage is referred to. The ADC is thus sensitive to ground bounce on the PCB.



This can be reduced by configuring SAADC to use differential measurent setting the MODE field of the CH[n].CONFIG register to Diff (differential).

7.29.3 Digital output

The output result of the ADC depends on the settings in the CH[n].CONFIG and RESOLUTION registers as shown in the following equation.

RESULT = [V(P) - V(N)] * GAIN/REFERENCE * $2^{(RESOLUTION - m)}$

Variable	Description
V(P)	Voltage at input P
V(N)	Voltage at input N
GAIN	Selected gain setting
m	Mode setting (Use m=0 if CONFIG.MODE=SE, or m=1 if CONFIG.MODE=Diff)
REFERENCE	Selected reference voltage

Table 139: Equation variables

The result generated by the ADC will deviate from the expected due DC errors like offset, gain, differential non-linearity (DNL), and integral non-linearity (INL). See Electrical specification for details on these parameters. The result can also vary due to AC errors like non-linearities in the GAIN block, settling errors due to high source impedance and sampling jitter. For battery measurement, the DC errors are most noticeable.

The ADC has a wide selection of gains controlled in the GAIN field of the CH[n].CONFIG register. If CH[n].CONFIG.REFSEL=0, the input range of the ADC core is nominally ± 0.6 V differential, and the input must be scaled accordingly.

The ADC has a temperature dependent offset. If the ADC is to operate over a large temperature range, it is recommended to run CALIBRATEOFFSET at regular intervals. The CALIBRATEDONE, DONE, and RESULTDONE events will be generated when the calibration has completed.

7.29.4 Analog inputs and channels

Up to eight analog input channels, CH[n](n=0..7), can be configured.

See Shared resources on page 521 for shared input with comparators.

Any of the available channels can be enabled for the ADC to operate in One-shot mode. If more than one CH[n] is configured, the ADC enters Scan mode.

An analog input is selected as a positive converter input if CH[n].PSELP is set, setting CH[n].PSELP also enables the particular channel.

An analog input is selected as a negative converter input if CH[n].PSELN is set. The CH[n].PSELN register will have no effect unless Differential mode is enabled, see MODE field in the CH[n].CONFIG register.

If more than one of the CH[n].PSELP registers is set, the device enters Scan mode. Input selections in Scan mode are controlled by the CH[n].PSELP and CH[n].PSELN registers, where CH[n].PSELN is only used if the particular scan channel is specified as differential, see MODE field in the CH[n].CONFIG register.

Note: Channels selected for COMP cannot be used at the same time for ADC sampling, though channels not selected for use by these blocks can be used by the ADC.



7.29.5 Operation modes

The ADC input configuration supports One-shot mode, Continuous mode, and Scan mode.

The ADC indicates a single ongoing conversion via the register STATUS on page 541. During Scan mode, oversampling, or Continuous modes, more than a single conversion take place in the ADC. As a consequence, the value reflected in the STATUS register will toggle at the end of each single conversion.

Note: Scan mode and oversampling cannot be combined.

7.29.5.1 One-shot mode

One-shot operation is configured by enabling only one of the available channels defined by the CH[n].PSELP, CH[n].PSELN, and CH[n].CONFIG registers.

Once a SAMPLE task is triggered, the ADC starts to sample the input voltage. The CH[n].CONFIG.TACQ controls the acquisition time.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event has the same meaning as DONE when no oversampling takes place. Both events may occur before the actual value has been transferred into RAM by EasyDMA. For more information, see EasyDMA on page 524.

7.29.5.2 Continuous mode

Continuous sampling can be achieved by using the internal timer in the ADC, or triggering the SAMPLE task from one of the general purpose timers through the PPI system.

Care shall be taken to ensure that the sample rate fulfills the following criteria, depending on how many channels are active.

 $f_{SAMPLE} < 1/(t_{ACQ} + t_{conv})$

The SAMPLERATE register can be used as a local timer instead of triggering individual SAMPLE tasks. When SAMPLERATE.MODE is set to Timers, it is sufficient to trigger SAMPLE task only once in order to start the SAADC and triggering the STOP task will stop sampling. The SAMPLERATE.CC field controls the sample rate.

The SAMPLERATE timer mode cannot be combined with Scan mode, and only one channel can be enabled in this mode.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event has the same meaning as DONE when no oversampling takes place. Both events may occur before the actual value has been transferred into RAM by EasyDMA.

7.29.5.3 Oversampling

An accumulator in the ADC can be used to average noise on the analog input. In general, oversampling improves the signal-to-noise ratio (SNR). Oversampling, however, does not improve the integral non-linearity (INL), or differential non-linearity (DNL).

Oversampling and Scan mode should not be combined, since oversampling and scan will average over input channels.

The accumulator is controlled in the OVERSAMPLE register. The SAMPLE task must be set 2^{OVERSAMPLE} number of times before the result is written to RAM. This can be achieved by the following:

- Configuring a fixed sampling rate using the local timer or a general purpose timer and the PPI system to trigger a SAMPLE task
- Triggering SAMPLE 2^{OVERSAMPLE} times from software
- Enabling BURST mode



CH[n].CONFIG.BURST can be enabled to avoid setting SAMPLE task $2^{OVERSAMPLE}$ times. With BURST = 1 the ADC will sample the input $2^{OVERSAMPLE}$ times as fast as it can (actual timing: <($t_{ACQ}+t_{CONV}$)× $2^{OVERSAMPLE}$). Thus, for the user it will just appear like the conversion took a bit longer time, but other than that, it is similar to One-shot mode.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event signals that enough conversions have taken place for an oversampled result to get transferred into RAM. Both events may occur before the actual value has been transferred into RAM by EasyDMA.

7.29.5.4 Scan mode

A channel is considered enabled if CH[n].PSELP is set. If more than one channel, CH[n], is enabled, the ADC enters Scan mode.

In Scan mode, one SAMPLE task will trigger one conversion per enabled channel. The time it takes to sample all channels is given by the following equation:

```
Total time < Sum(CH[x].t_{ACQ}+t_{CONV}), x=0..enabled channels
```

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event signals has the same meaning as DONE when no oversampling takes place. Both events may occur before the actual values have been transferred into RAM by EasyDMA.

The following figure shows an example of the placement of results in Data RAM, with an even RESULT.MAXCNT. In this example, channels 1, 2, and 5 are enabled, all others are disabled.

	31 16	15 0
RESULT.PTR	CH[2] 1 st result	CH[1] 1 st result
RESULT.PTR + 4	CH[1] 2 nd result	CH[5] 1 st result
RESULT.PTR + 8	CH[5] 2 nd result	CH[2] 2 nd result
	(.)
RESULT.PTR + 2*(RESULT.MAXCNT – 2)	CH[5] last result	CH[2] last result

Figure 190: Example of RAM placement (even RESULT.MAXCNT), channels 1, 2 and, 5 enabled

The following figure shows an example of the placement of results in Data RAM, with an odd RESULT.MAXCNT. In this example, channels 1, 2 and, 5 are enabled, all others are disabled. The last 32-bit word is populated only with one 16-bit result.

	31 16	15 0
RESULT.PTR	CH[2] 1 st result	CH[1] 1 st result
RESULT.PTR + 4	CH[1] 2 nd result	CH[5] 1 st result
RESULT.PTR + 8	CH[5] 2 nd result	CH[2] 2 nd result
	(.)
RESULT.PTR + 2*(RESULT.MAXCNT – 1)		CH[5] last result

Figure 191: Example of RAM placement (odd RESULT.MAXCNT), channels 1, 2 and, 5 enabled

7.29.6 EasyDMA

After configuring RESULT.PTR and RESULT.MAXCNT, the ADC resources are started by triggering the START task. The ADC is using EasyDMA to store results in a Result buffer in RAM.



The Result buffer is located at the address specified in the RESULT.PTR register. The RESULT.PTR register is double-buffered and it can be updated and prepared for the next START task immediately after the STARTED event is generated. The size of the Result buffer is specified in the RESULT.MAXCNT register and the ADC will generate an END event when it has filled up the Result buffer, see ADC on page 525. Results are stored in little-endian byte order in Data RAM. Every sample will be sign extended to 16 bit before stored in the Result buffer.

The ADC is stopped by triggering the STOP task. The STOP task will terminate an ongoing sampling. The ADC will generate a STOPPED event when it has stopped. If the ADC is already stopped when the STOP task is triggered, the STOPPED event will still be generated.




Figure 192: ADC

If the RESULT.PTR is not pointing to a RAM region accessible from the peripheral, an EasyDMA transfer may result in a HardFault and/or memory corruption. See Memory on page 18 for more information about the different memory regions.

The EasyDMA will have finished accessing the RAM when the END or STOPPED event has been generated.

The RESULT.AMOUNT register can be read following an END event or a STOPPED event to see how many results have been transferred to the Result buffer in RAM since the START task was triggered.

In Scan mode, SAMPLE tasks can be triggered once the START task is triggered. The END event is generated when the number of samples transferred to memory reaches the value specified by RESULT.MAXCNT. After an END event, the START task needs to be triggered again before new samples can be taken. By specifying RESULT.MAXCNT \geq number of channels enabled, the size of the Result buffer should be large enough for a minimum of one result from each of the enabled channels. See Scan mode on page 524 for more information.

7.29.7 Resistor ladder

The ADC has an internal resistor string for positive and negative input.

The resistors in the following figure are controlled in the CH[n].CONFIG.RESP and CH[n].CONFIG.RESN registers.






Figure 193: Resistor ladder for positive input

7.29.8 Reference

The ADC can use the following two references, controlled in the REFSEL field of the CH[n].CONFIG register.

- Internal reference
- VDD as reference

The internal reference results in an input range of ± 0.6 V on the ADC core. VDD as reference results in an input range of \pm VDD/4 on the ADC core. The gain block can be used to change the effective input range of the ADC.

Input range = (+- 0.6 V or +-VDD/4)/Gain

For example, choosing VDD as reference, single ended input (grounded negative input), and a gain of 1/4 the input range is the following:

Input range = (VDD/4)/(1/4) = VDD

With internal reference, single ended input (grounded negative input), and a gain of 1/6 the input range is the following:

```
Input range = (0.6 V)/(1/6) = 3.6 V
```

The **AIN0** - **AIN7** inputs cannot exceed VDD, or be lower than VSS.

7.29.9 Acquisition time

To sample the input voltage, the ADC connects a capacitor to the input.

The acquisition time indicates how long the capacitor is connected, see TACQ field in register CH[n].CONFIG (n=0..7) on page 542. The required acquisition time depends on the source (R_{source}) resistance. For high source resistance, the acquisition time should be increased. See the following table for more information.






Figure 194: Simplified ADC sample network

TACQ [µs]	Maximum source resistance [kOhm]
3	10
5	40
10	100
15	200
20	400
40	800

Table 140: Acquisition time

When using **VDDHDIV5** as input, the acquisition time needs to be 10 µs or higher.

7.29.10 Limits event monitoring

A channel can be event monitored by configuring limit register CH[n].LIMIT.

If the conversion result is higher than the defined high limit, or lower than the defined low limit, the appropriate event will get fired.




Figure 195: Example of limits monitoring on channel 'n'



The CH[n].LIMIT.HIGH shall always be higher than or equal to CH[n].LIMIT.LOW . In other words, an event can be generated only when the input signal has been sampled outside of the defined limits. It is not possible to generate an event when the input signal is inside a defined range by swapping high and low limits.

The comparison to limits always takes place, there is no need to enable it. If comparison is not required on a channel, the software shall simply ignore the related events. In that situation, the value of the limits registers is irrelevant, so it does not matter if CH[n].LIMIT.LOW is lower than CH[n].LIMIT.HIGH or not.

7.29.11 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x5000E000 APPLICATION	SAADC	SAADC : S	US	SA	Successive approximation	
0x4000E000	SAADC	SAADC : NS	03	34	analog-to-digital converter	

Register	Offset	Security	Description
TASKS_START	0x000		Start the ADC and prepare the result buffer in RAM
TASKS_SAMPLE	0x004		Take one ADC sample, if scan is enabled all channels are sampled
TASKS_STOP	0x008		Stop the ADC and terminate any ongoing conversion
TASKS_CALIBRATEOFFSET	0x00C		Starts offset auto-calibration
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_SAMPLE	0x084		Subscribe configuration for task SAMPLE
SUBSCRIBE_STOP	0x088		Subscribe configuration for task STOP
SUBSCRIBE_CALIBRATEOFFSET	0x08C		Subscribe configuration for task CALIBRATEOFFSET
EVENTS_STARTED	0x100		The ADC has started
EVENTS_END	0x104		The ADC has filled up the Result buffer
EVENTS_DONE	0x108		A conversion task has been completed. Depending on the mode, multiple conversions
			might be needed for a result to be transferred to RAM.
EVENTS_RESULTDONE	0x10C		A result is ready to get transferred to RAM
EVENTS_CALIBRATEDONE	0x110		Calibration is complete
EVENTS_STOPPED	0x114		The ADC has stopped
EVENTS_CH[n].LIMITH	0x118		Last results is equal or above CH[n].LIMIT.HIGH
EVENTS_CH[n].LIMITL	0x11C		Last results is equal or below CH[n].LIMIT.LOW
PUBLISH_STARTED	0x180		Publish configuration for event STARTED
PUBLISH_END	0x184		Publish configuration for event END
PUBLISH_DONE	0x188		Publish configuration for event DONE
PUBLISH_RESULTDONE	0x18C		Publish configuration for event RESULTDONE
PUBLISH_CALIBRATEDONE	0x190		Publish configuration for event CALIBRATEDONE
PUBLISH_STOPPED	0x194		Publish configuration for event STOPPED
PUBLISH_CH[n].LIMITH	0x198		Publish configuration for event CH[n].LIMITH
PUBLISH_CH[n].LIMITL	0x19C		Publish configuration for event CH[n].LIMITL
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
STATUS	0x400		Status
ENABLE	0x500		Enable or disable ADC
CH[n].PSELP	0x510		Input positive pin selection for CH[n]
CH[n].PSELN	0x514		Input negative pin selection for CH[n]
CH[n].CONFIG	0x518		Input configuration for CH[n]
CH[n].LIMIT	0x51C		High/low limits for event monitoring a channel
RESOLUTION	0x5F0		Resolution configuration

Table 141: Instances



Register	Offset	Security	Description
OVERSAMPLE	0x5F4		Oversampling configuration. OVERSAMPLE should not be combined with SCAN.
			The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher
			RESOLUTION should be used.
SAMPLERATE	0x5F8		Controls normal or continuous sample rate
RESULT.PTR	0x62C		Data pointer
RESULT.MAXCNT	0x630		Maximum number of buffer words to transfer
RESULT.AMOUNT	0x634		Number of buffer words transferred since last START

Table 142: Register overview

7.29.11.1 TASKS_START

Address offset: 0x000

Start the ADC and prepare the result buffer in RAM

Bit n	umber			31 30 29 28 27 26	2 5 2 4 2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_START			Start the ADC and prepare the result buffer in RAM
			Trigger	1	Trigger task

7.29.11.2 TASKS_SAMPLE

Address offset: 0x004

Take one ADC sample, if scan is enabled all channels are sampled

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_SAMPLE			Take one ADC sample, if scan is enabled all channels are
					sampled
			Trigger	1	Trigger task

7.29.11.3 TASKS_STOP

Address offset: 0x008

Stop the ADC and terminate any ongoing conversion

Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STOP			Stop the ADC and terminate any ongoing conversion
			Trigger	1	Trigger task

7.29.11.4 TASKS_CALIBRATEOFFSET

Address offset: 0x00C

Starts offset auto-calibration



Do not trigger when the ADC has been started

Bit nu	Bit number			313	0 29	28	27 26	5 25	242	23 22	2 2 1	. 20 1	19 18	3 17	16 1	15 14	413	12 1	1 10	9	87	6	5	4	32	1	0
ID																											А
Rese	t 0x000	00000		0	0 0	0	0 0	0	0	0 0	0 0	0	0 0	0	0	0 0	0	0 0) ()	0	0 0	0	0	0	0 0	0	0
ID																											
А	W	TASKS_CALIBRATEOFFSE	Т							Start	ts of	fset	auto	o-cal	ibra	tion											
									I	Do n	ot t	rigge	er wl	hen	the	ADC	has	bee	n sta	rtec	I						
			Trigger	1					-	Trigg	ger t	ask															

7.29.11.5 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.29.11.6 SUBSCRIBE_SAMPLE

Address offset: 0x084

Subscribe configuration for task SAMPLE

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that task SAMPLE will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.29.11.7 SUBSCRIBE_STOP

Address offset: 0x088

Subscribe configuration for task STOP

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				В	А А А А А А А А А А А А А А А А А А А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription



7.29.11.8 SUBSCRIBE_CALIBRATEOFFSET

Address offset: 0x08C

Subscribe configuration for task CALIBRATEOFFSET

Do not trigger when the ADC has been started

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task CALIBRATEOFFSET will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.29.11.9 EVENTS_STARTED

Address offset: 0x100

The ADC has started

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_STARTED			The ADC has started
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.29.11.10 EVENTS_END

Address offset: 0x104

The ADC has filled up the Result buffer

Bit n	umber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_END			The ADC has filled up the Result buffer
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.29.11.11 EVENTS_DONE

Address offset: 0x108

A conversion task has been completed. Depending on the mode, multiple conversions might be needed for a result to be transferred to RAM.



Bit number 31 30 29 28 27 26				31 30 29 28 27 26	2 5 2 4 2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID					А
Reset 0x0000000 (0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	RW	EVENTS_DONE			A conversion task has been completed. Depending on the
					mode, multiple conversions might be needed for a result to
					be transferred to RAM.
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.29.11.12 EVENTS_RESULTDONE

Address offset: 0x10C

A result is ready to get transferred to RAM

Bit n	umber			31 30 29 28 27 26	4 23 22 21 20 19 18 17 16	15 14 13 12 11	10 9 8	37	6 5	4	32	1 0
ID												А
Rese	t 0x000	00000		0 0 0 0 0 0	000000000	0 0 0 0 0	000	0 0	0 0	0	0 0	0 0
ID												
А	RW	EVENTS_RESULTDONE			A result is ready to get transferred to RAM							
			NotGenerated	0	Event not generated							
			Generated	1	Event generated							

7.29.11.13 EVENTS_CALIBRATEDONE

Address offset: 0x110

Calibration is complete

Bit numb	ber			313	0 29	28 2	27 26	5 25	24 2	3 2 2	2 2 1	20	19 1	8 1	7 16	5 15	14 1	13 13	2 1 1	10	98	3 7	6	5	4	32	1 0
ID																											А
Reset Ox	0000	0000		0 (0 0	0 (0 0	0	0 (0 0	0	0	0	0 0	0	0	0	0 0	0	0	0 0	0	0	0	0	0 0	0 0
ID R/																											
A RV	A RW EVENTS_CALIBRATEDONE								C	alib	rati	on i	s co	mpl	ete												
			NotGenerated	0					E	ven	t nc	ot ge	ener	ateo	ł												
			Generated	1					E	ven	t ge	ner	ateo	I													

7.29.11.14 EVENTS_STOPPED

Address offset: 0x114

The ADC has stopped

Bit n	umber			31 30 29 28 27 2	6 25 24	4 23 2	2 21	1 20	19 18	3 17 3	L6 15	5 14 1	3 12 1	1 10	9	87	6	5	4 3	32	1 0
ID																					А
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0	0 (0 0	0	0 0	0	0 0	0 0	000	0	0	0 0	0	0	0 (0 0	0 0
ID																					
А	RW	EVENTS_STOPPED				The	ADO	C has	s stop	oped											
			NotGenerated	0		Ever	nt no	ot ge	enera	ted											
			Generated	1		Ever	nt ge	enera	ated												

7.29.11.15 EVENTS_CH[n].LIMITH (n=0..7)

Address offset: 0x118 + (n × 0x8)

Last results is equal or above CH[n].LIMIT.HIGH

Bit number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x0000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
A RW LIMITH			Last results is equal or above CH[n].LIMIT.HIGH
	NotGenerated	0	Event not generated
	Generated	1	Event generated

7.29.11.16 EVENTS_CH[n].LIMITL (n=0..7)

Address offset: 0x11C + (n × 0x8)

Last results is equal or below CH[n].LIMIT.LOW

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19	18 17 16 15 14 1	312111098	765	4 3 2 1 0
ID						A
Reset 0x0000000	0 0 0 0	0 0 0 0 0 0 0 0 0	000000	0 0 0 0 0	000	0 0 0 0 0
ID R/W Field Valu						
A RW LIMITL		Last results is e	equal or below Cl	H[n].LIMIT.LOW		
Note	Generated 0	Event not gene	erated			
Gen	erated 1	Event generate	ed			

7.29.11.17 PUBLISH_STARTED

Address offset: 0x180

Publish configuration for event STARTED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event STARTED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.29.11.18 PUBLISH_END

Address offset: 0x184

Publish configuration for event END

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event END will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



7.29.11.19 PUBLISH_DONE

Address offset: 0x188

Publish configuration for event DONE

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event DONE will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.29.11.20 PUBLISH_RESULTDONE

Address offset: 0x18C

Publish configuration for event **RESULTDONE**

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event RESULTDONE will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.29.11.21 PUBLISH_CALIBRATEDONE

Address offset: 0x190

Publish configuration for event CALIBRATEDONE

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event CALIBRATEDONE will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.29.11.22 PUBLISH_STOPPED

Address offset: 0x194

Publish configuration for event STOPPED



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event STOPPED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled		Enable publishing

7.29.11.23 PUBLISH_CH[n].LIMITH (n=0..7)

Address offset: 0x198 + (n × 0x8)

Publish configuration for event CH[n].LIMITH

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event CH[n].LIMITH will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.29.11.24 PUBLISH_CH[n].LIMITL (n=0..7)

Address offset: 0x19C + (n × 0x8)

Publish configuration for event CH[n].LIMITL

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event CH[n].LIMITL will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.29.11.25 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber			31	30) 29	28 2	7 26	25	24	23	22	2 2 1	20	19	18	17	16	15	14	13	12 1	11	10 9	9 8	3 7	6	5	4	3	2	1 0
ID													V	U	Т	S	R	Q	Ρ	0	Ν	М	L	К.		Н	G	F	Е	D	С	ΒA
Rese	t 0x000	00000		0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0 0
ID																																
А	RW	STARTED									En	ab	ole c	r d	isa	ble	int	err	upt	fo	r ev	ent	ST	ART	ED							
			Disabled	0							Di	sal	ble																			
			Enabled	1							En	ab	le																			
В	RW	END									En	ab	ole c	r d	isa	ble	int	err	upt	fo	r ev	ent	EN	D								
			Disabled	0							Di	sal	ble																			
			Enabled	1							En	ab	le																			



Bit n	umber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					V U T S R Q P O N M L K J I H G F E D C B /
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
С	RW	DONE			Enable or disable interrupt for event DONE
0		50	Disabled	0	Disable
			Enabled	1	Enable
D	RW	RESULTDONE	Enabled	1	Enable or disable interrupt for event RESULTDONE
U	1.00	RESOLIDONE	Disabled	0	Disable
			Enabled	1	Enable
E	RW	CALIBRATEDONE	Ellabled	1	
E	RVV	CALIBRATEDONE	Disablad	0	Enable or disable interrupt for event CALIBRATEDONE
			Disabled	0	Disable
-	514/	CTODDED	Enabled	1	Enable
F	RW	STOPPED		_	Enable or disable interrupt for event STOPPED
			Disabled	0	Disable
_			Enabled	1	Enable
G	RW	CHOLIMITH			Enable or disable interrupt for event CHOLIMITH
			Disabled	0	Disable
			Enabled	1	Enable
Н	RW	CHOLIMITL			Enable or disable interrupt for event CH0LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
I	RW	CH1LIMITH			Enable or disable interrupt for event CH1LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
J	RW	CH1LIMITL			Enable or disable interrupt for event CH1LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
К	RW	CH2LIMITH			Enable or disable interrupt for event CH2LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
L	RW	CH2LIMITL			Enable or disable interrupt for event CH2LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
М	RW	CH3LIMITH			Enable or disable interrupt for event CH3LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
N	RW	CH3LIMITL			Enable or disable interrupt for event CH3LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
0	RW	CH4LIMITH			Enable or disable interrupt for event CH4LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
Р	RW	CH4LIMITL			Enable or disable interrupt for event CH4LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
Q	RW	CH5LIMITH			Enable or disable interrupt for event CH5LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
R	RW	CH5LIMITL	LINGUICO		Enable or disable interrupt for event CH5LIMITL
		CHISENVITE	Disabled	0	
			Disabled		Disable
c .	D. L.		Enabled	1	Enable
S	RW	CH6LIMITH	N 1 1		Enable or disable interrupt for event CH6LIMITH
			Disabled	0	Disable



Bit n	umber			31 30 29 28 27 26 25 24	⁴ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					VUTSRQPONMLKJIHGFEDCBA
Rese	Reset 0x0000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Enabled	1	Enable
Т	RW	CH6LIMITL			Enable or disable interrupt for event CH6LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
U	RW	CH7LIMITH			Enable or disable interrupt for event CH7LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
V	RW	CH7LIMITL			Enable or disable interrupt for event CH7LIMITL
			Disabled	0	Disable
			Enabled	1	Enable

7.29.11.26 INTENSET

Address offset: 0x304

Enable interrupt

Bit r	number			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0	
ID					Description
A	RW	STARTED			Write '1' to enable interrupt for event STARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	END			Write '1' to enable interrupt for event END
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
с	RW	DONE			Write '1' to enable interrupt for event DONE
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	RESULTDONE			Write '1' to enable interrupt for event RESULTDONE
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	CALIBRATEDONE			Write '1' to enable interrupt for event CALIBRATEDONE
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	CHOLIMITH			Write '1' to enable interrupt for event CH0LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	CHOLIMITL			Write '1' to enable interrupt for event CHOLIMITL



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
-			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
I	RW	CH1LIMITH			Write '1' to enable interrupt for event CH1LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	CH1LIMITL			Write '1' to enable interrupt for event CH1LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
к	RW	CH2LIMITH			Write '1' to enable interrupt for event CH2LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	CH2LIMITL			Write '1' to enable interrupt for event CH2LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
М	RW	CH3LIMITH			Write '1' to enable interrupt for event CH3LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	CH3LIMITL	Endbled	-	Write '1' to enable interrupt for event CH3LIMITL
		CHISENNILE	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	CH4LIMITH	Endored	-	Write '1' to enable interrupt for event CH4LIMITH
0			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	CH4LIMITL	Enabled	1	Write '1' to enable interrupt for event CH4LIMITL
r	1.00		Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Q	RW	CH5LIMITH	Enabled	1	Write '1' to enable interrupt for event CH5LIMITH
Q		CHISEIWITT	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
R	RW	CH5LIMITL	Lilabled	1	Write '1' to enable interrupt for event CH5LIMITL
IX.		CHISEIWITE	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
s	RW	CH6LIMITH	LINDICO	-	Write '1' to enable interrupt for event CH6LIMITH
5			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
т	RW	CH6LIMITL	LINDICU	-	
Т	NVV	CHOLIWITE	Sat	1	Write '1' to enable interrupt for event CH6LIMITL
			Set	1	Enable Read: Disabled
			Disabled	0	Read: Disabled



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	D				V U T S R Q P O N M L K J I H G F E D C B A
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					
			Enabled	1	Read: Enabled
U	RW	CH7LIMITH			Write '1' to enable interrupt for event CH7LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
V	RW	CH7LIMITL			Write '1' to enable interrupt for event CH7LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.29.11.27 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	STARTED			Write '1' to disable interrupt for event STARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	DONE			Write '1' to disable interrupt for event DONE
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	RESULTDONE			Write '1' to disable interrupt for event RESULTDONE
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	CALIBRATEDONE			Write '1' to disable interrupt for event CALIBRATEDONE
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	CHOLIMITH			Write '1' to disable interrupt for event CH0LIMITH
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	CHOLIMITL			Write '1' to disable interrupt for event CH0LIMITL
			Clear	1	Disable



10 RW Find Value 10 Value Percention Image: State 1 and 1 a	
D R/W Field Value ID Value Description Disabled Disabled 1 Read: Disabled I RW CH1LIMITH Value Write '1' to disable interrupt for event CH1LIMITH I RW CH1LIMITH Value Write '1' to disable interrupt for event CH1LIMITH I RW CH1LIMITH Value Write '1' to disable interrupt for event CH1LIMITH I RW CH1LIMITL Write '1' to disable interrupt for event CH1LIMITH I RW CH1LIMITL Write '1' to disable interrupt for event CH1LIMITH I Clear 1 Disable Disable Disabled 0 Read: Enabled I Disable 0 Read: Disabled I Disable 0 Read: Disabled <t< th=""><th></th></t<>	
Note Disabled 0 Read: Disabled Image: RW CH1LIMITH Image: Charabled Note: '1' to disable interrupt for event CH1LIMITH Clear 1 Disabled Disabled 0 Read: Disabled Disabled 0 </th <th></th>	
Note Disabled 0 Read: Disabled Image: RW CH1LIMITH Image: Ch1LIMITH Read: Chabled Clear 1 Disable Disabled 0 Read: Disabled Disabled 0 Read: Disabled Disabled 0 Read: Disabled Disabled 0 Read: Disabled Clear 1 Disabled Disabled 0 Read: Disabled Disabled 1 Notasable Disabled 1 Notasable Disabled 0 Read: Disabled Disabled 1 Notasable Disabled 1 Notasable Disabled 1 Notasable Disabled 1 Notasable Disabled	
I RW CH1LIMITH Image: Charles interrupt for event CH1LIMITH Clear 1 Disable Disabled 0 Read: Disabled Disabled 1 Read: Disabled Disabled 1 Read: Disabled Disabled 1 Read: Disabled J RW CH1LIMITL Write '1' to disable interrupt for event CH1LIMITL Clear 1 Disabled Disabled 0 Read: Disabled Disabled 0 Read: Disabled Clear 1 Disable Disabled 0 Read: Disable	
RW CH1LIMITH Clear 1 Disable Disabled 0 Read: Disabled Disabled 1 Read: Disabled BW CH1LIMITL Write '1' to disable interrupt for event CH1LIMITL Clear 1 Read: Enabled J RW CH1LIMITL Write '1' to disable interrupt for event CH1LIMITL Clear 1 Disabled 0 Disabled 0 Read: Enabled 1 KW CH2LIMITH Clear 1 Read: Enabled Clear 1 Disable 1 Read: Disable Disabled 0 Read: Enabled 1 Read: Disable L RW CH2LIMITH Clear 1 Disable Disabled 0 Read: Enabled 1 Read: Disable L RW CH2LIMITL Virte '1' to disable interrupt for event CH2LIMITL Clear 1 Disable Disable Disabled 0 Read: Disable Read: Disable Disabled 1 Read: Disable Disable Disabl	
Clear 1 Disable Disabled 0 Read: Disabled Disabled 1 Read: Enabled J RW CH1LIMITL Write '1' to disable interrupt for event CH1LIMITL Disabled 0 Read: Disabled Disabled 0 Read: Disabled Disabled 1 Read: Disabled KW CH2LIMITH Kear Write '1' to disable interrupt for event CH2LIMITH Clear 1 Read: Disabled Disable Clear 1 Disable Disable Disabled 0 Read: Disabled Disable Clear 1 Read: Disable Disable Disabled 0 Read: Disable Disable Disabled 1 Read: Disable Disable Disabled 0 Read: Disable Disable Disabled 0 Read: Disable Disable Disabled 0 Read: Disable Disable RW CH3LIMITH Kear Vrite '1' to disable interrupt for event CH3LIMITH Clear 1 Disable	
Image: Probability of the state of the s	
Image: A construct of the constend of the construct of the construct of the c	
J RW CH1LIMITL Clear 1 Disable Clear 1 Disable Disable Disabled 0 Read: Disabled Enabled 1 Read: Disable K RW CH2LIMITH Write '1' to disable interrupt for event CH2LIMITH Clear 1 Disable Disabled 0 Read: Disable L RW CH2LIMITL Write '1' to disable interrupt for event CH2LIMITL Clear 1 Disable Disable Disabled 0 Read: Disable Disabled 1 Read: Disable M RW CH3LIMITH Clear Clear 1 Disable Disabled 0 Read: Disable Disabled 1 Read: Disable Disabled 1 Disable Disabled 0 Read: Disable <td></td>	
Clear 1 Disable Disabled 0 Read: Disabled Disabled 1 Read: Enabled K RW CH2LIMITH Write '1' to disable interrupt for event CH2LIMITH Clear 1 Disabled Disabled 0 Read: Disabled L RW CH2LIMITH Clear L RW CH2LIMITL Read: Disabled L RW CH2LIMITL Clear L Clear 1 Read: Disable interrupt for event CH2LIMITL Clear 1 Disabled Disabled Disabled 0 Read: Disable Read: Disable M RW CH3LIMITH KW KW Clear Note '1' to disable interrupt for event CH3LIMITH Clear 1 Disable Disable Read: Disable N RW CH3LIMITH KW KW KW Clear Note '1' to disable interrupt for event CH3LIMITH Clear 1 Disable Disable Note '1' to disable interrupt for event CH3LIMITH Clear 1 Disable	
N Pisabled 0 Read: Disabled K RW CH2LIMITH K Write '1' to disable interrupt for event CH2LIMITH Disable Clear 1 Sable Disabled 0 Read: Disabled Disabled 0 Read: Disabled Disabled 1 Read: Disabled Disabled 1 Read: Disabled Disabled 0 Read: Disabled Disabled 1 Read: Disabled Disabled 1 Read: Disabled Disabled 0 Read: Disabled Disabled 0 Read: Disabled Disabled 1 Read: Disabled N RW CH3LIMITH K Clear 1 Read: Disabled Disabled 0 Read: Disabled Disabled 1 Read: Disabled Disabled <t< td=""><td></td></t<>	
K RW CH2LIMITH Imable Write '1' to disable interrupt for event CH2LIMITH Clear 1 Disable Disabled 0 Read: Enabled Enabled 1 Read: Disable L RW CH2LIMITL Vrite '1' to disable interrupt for event CH2LIMITL L RW CH2LIMITL Vrite '1' to disable interrupt for event CH2LIMITL L RW CH2LIMITL Vrite '1' to disable interrupt for event CH2LIMITL L Clear 1 Disabled M RW CH3LIMITH Clear Read: Disabled L Clear 1 Disabled Disable Disabled D Read: Disabled Disable L Clear 1 Disable Disable Disabled D Read: Disable Clear Disable N RW CH3LIMITH Vrite '1' to disable interrupt for event CH3LIMITH L Clear 1 Disable Disable N RW CH3LIMITH Vrite '1' to disable interrupt for event CH3LIMITH L Clear	
RW CH2LIMITH Write '1' to disable interrupt for event CH2LIMITH Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled L RW CH2LIMITL Kite '1' to disable interrupt for event CH2LIMITL Clear 1 Read: Enabled L RW CH2LIMITL Clear Clear 1 Disable Disabled 0 Read: Disabled Disabled 1 Read: Disabled Disabled 0 Read: Enabled M RW CH3LIMITH Clear Clear 1 Disable Disabled 0 Read: Enabled M RW CH3LIMITH Clear Clear 1 Disable Disabled 0 Read: Disable N RW CH3LIMITH VITE'1't disable interrupt for event CH3LIMITH Disabled 0 Read: Disable Disabled 0 Read: Disable Disabled 1 Disable Disabled </td <td></td>	
Clear1DisableDisabled0Read: DisabledDisabled1Read: DisabledEnabled1Read: Disable interrupt for event CH2LIMITClear1DisableDisabled0Read: DisabledDisabled1Read: DisabledMarceDisabledRead: DisabledMarceDisabledRead: DisabledMarceClear1DisableDisabled0Read: DisabledDisabled0Read: DisabledDisabled0Read: DisabledNNClear1DisabledNNClear1DisabledDisabledDisabledDisableRead: DisabledNNClear1DisabledDisabledDisabledDisableRead: DisabledNNClear1DisabledNNCH4LIMITHClearNDisabledDisabledRead: DisabledNNCH4LIMITHMite 1' to disable interrupt for event CH4LIMITHClear1DisabledDisabledDisabledDisabledNNCH4LIMITHMite 1' to disable interrupt for event CH4LIMITHClear1DisabledDisabledDisabledDisabledDisabledDisabledDisabledDisabledDisabledDisabledDisabledDisabledDisabledDisabledDisabledDisabled <tr< td=""><td></td></tr<>	
Normal State Disabled 0 Read: Disabled Labled 1 Read: Enabled Labled 1 Wite '1' to disable interrupt for event CH2LIMITL Clear 1 Disabled Disabled 0 Read: Disabled Disabled 0 Read: Disabled Mail Marce 1 Read: Disabled Marce Lear 1 Read: Disable Marce Lear 1 <	
Image:	
L RW CH2LIMITL Write '1' to disable interrupt for event CH2LIMITL Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Disabled M RW CH3LIMITH Clear Clear 1 Read: Enabled M RW CH3LIMITH Clear Clear 1 Disable Disabled 0 Read: Disable Disabled 0 Read: Disable Disabled 0 Read: Disabled Disabled 0 Read: Disabled Disabled 1 Read: Disabled N RW CH3LIMITL Vite '1' to disable interrupt for event CH3LIMITL Clear 1 Disabled Disabled 0 Read: Disabled Disabled 1 Read: Disable Disabled 1	
Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled M RW CH3LIMITH Write '1' to disable interrupt for event CH3LIMITH Disabled 0 Read: Disabled Disabled 0 Read: Disabled Disabled 0 Read: Disabled N RW CH3LIMITH Vite '1' to disable interrupt for event CH3LIMITH N RW CH3LIMITL Write '1' to disable interrupt for event CH3LIMITL Disabled 1 Read: Enabled N RW CH3LIMITL Write '1' to disable interrupt for event CH3LIMITL Clear 1 Disabled Disable Disabled 0 Read: Disabled O RW CH4LIMITH Write '1' to disable interrupt for event CH4LIMITH Clear 1 Northe '1' to disable interrupt for event CH4LIMITH Disabled 0 Read: Disabled	
Disabled 0 Read: Disabled Enabled 1 Read: Enabled M RW CH3LIMITH Write '1' to disable interrupt for event CH3LIMITH Disabled 1 Disable Disabled 0 Read: Disabled Disabled 0 Read: Disabled N RW CH3LIMITH Clear Disabled 1 Read: Disabled N RW CH3LIMITL Write '1' to disable interrupt for event CH3LIMITL Disabled 0 Read: Disabled N RW CH3LIMITL Write '1' to disable interrupt for event CH3LIMITL Clear 1 Disabled Disabled O RW CH4LIMITH Clear Mrite '1' to disable interrupt for event CH4LIMITH O RW CH4LIMITH Clear Mrite '1' to disable interrupt for event CH4LIMITH Clear 1 Disable Disable Disable Disabled 0 Read: Disabled Disable	
Image: Series of the series	
M RW CH3LIMITH Write '1' to disable interrupt for event CH3LIMITH Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled N RW CH3LIMITL Vrite '1' to disable interrupt for event CH3LIMITL Clear 1 Write '1' to disable interrupt for event CH3LIMITL Clear 1 Disabled Disabled 0 Read: Disabled O RW CH4LIMITH Clear 1 Med: Enabled O RW CH4LIMITH Clear 1 Write '1' to disable interrupt for event CH4LIMITH Clear 1 Disable Disabled 0 Read: Enabled	
Clear 1 Disable Disabled 0 Red: Disabled Enabled 1 Red: Enabled N RW CH3LIMITL Write '1' to disable interrupt for event CH3LIMITL Disabled 0 Red: Disabled Disabled 0 Red: Disabled Disabled 0 Red: Disabled Disabled 0 Red: Disabled Disabled 1 Red: Enabled O RW CH4LIMITH Write '1' to disable interrupt for event CH4LIMITH Clear 1 Disable Disable Disabled 0 Red: Enabled Disable	
Disabled 0 Read: Disabled Enabled 1 Read: Enabled N RW CH3LIMITL Write '1' to disable interrupt for event CH3LIMITL Disabled 1 Disable Disabled 0 Read: Disable Disabled 1 Disable Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Note '1' to disable interrupt for event CH4LIMITH Clear 1 Disable Disabled 0 Read: Disable Disabled 1 Disable	
Image: Provide the strength of the strength of the strengt of the	
N RW CH3LIMITL Write '1' to disable interrupt for event CH3LIMITL Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled O RW CH4LIMITH Vrite '1' to disable interrupt for event CH4LIMITH Clear 1 Write '1' to disable interrupt for event CH4LIMITH Disabled 0 Read: Disable Disabled 0 Read: Disable	
Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled 0 RW CH4LIMITH Clear 1 Write '1' to disable interrupt for event CH4LIMITH Clear 1 Disable Disabled 0 Read: Disabled	
Disabled 0 Read: Disabled Enabled 1 Read: Enabled O RW CH4LIMITH Clear 1 Write '1' to disable interrupt for event CH4LIMITH Disabled 0 Read: Disable	
Enabled 1 Read: Enabled O RW CH4LIMITH Write '1' to disable interrupt for event CH4LIMITH Clear 1 Disable Disabled 0 Read: Disabled	
O RW CH4LIMITH Write '1' to disable interrupt for event CH4LIMITH Clear 1 Disable Disabled 0 Read: Disabled	
Clear1DisableDisabled0Read: Disabled	
Disabled 0 Read: Disabled	
Enabled 1 Read: Enabled	
P RW CH4LIMITL Write '1' to disable interrupt for event CH4LIMITL	
Clear 1 Disable	
Disabled 0 Read: Disabled	
Enabled 1 Read: Enabled	
Q RW CH5LIMITH Write '1' to disable interrupt for event CH5LIMITH	
Clear 1 Disable	
Disabled 0 Read: Disabled	
Enabled 1 Read: Enabled	
R RW CH5LIMITL Write '1' to disable interrupt for event CH5LIMITL	
Clear 1 Disable	
Disabled 0 Read: Disabled	
Enabled 1 Read: Enabled	
S RW CH6LIMITH Write '1' to disable interrupt for event CH6LIMITH	
Clear 1 Disable	
Disabled 0 Read: Disabled	
Enabled 1 Read: Enabled	
T RW CH6LIMITL Write '1' to disable interrupt for event CH6LIMITL	
Clear 1 Disable	
Disabled 0 Read: Disabled	
Enabled 1 Read: Enabled	



Bit n	umber			313	0 29	28 27	26 2	524	23 2	2 23	1 20	19	18 1	171	6 1	5 14	13	12 1	1110) 9	8	7	6	5	43	2	1	0
ID										V	U	Т	S	RC	Q P	0	Ν	М	LΚ	J	T	н	G	F	ΕC	С	В	А
Rese	et 0x000	00000		0 0	0 0	0 0	0 0	0	0 (0 0	0	0	0	0 0	0 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0
ID																												
U	RW	CH7LIMITH							Writ	e '1	' to	disa	able	int	errı	upt	for	ever	nt CH	17LI	мп	ГН						
			Clear	1					Disa	ble																		
			Disabled	0					Read	d: D	isat	oled																
			Enabled	1					Read	d: E	nab	led																
V	RW	CH7LIMITL							Writ	e '1	' to	disa	able	int	errı	upt	for	ever	nt <mark>C</mark> ł	17LI	мп	ΓL						
			Clear	1					Disa	ble																		
			Disabled	0					Read	d: D	isat	oled																
			Enabled	1					Read	d: E	nab	led																

7.29.11.28 STATUS

Address offset: 0x400

Status

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A R STATUS		Status
Ready	0	ADC is ready. No ongoing conversion.
Busy	1	ADC is busy. Single conversion in progress.

7.29.11.29 ENABLE

Address offset: 0x500

Enable or disable ADC

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			
A RW ENABLE			Enable or disable ADC
	Disabled	0	Disable ADC
	Enabled	1	Enable ADC

When enabled, the ADC will acquire access to the analog input pins specified in the CH[n].PSELP and CH[n].PSELN registers.

7.29.11.30 CH[n].PSELP (n=0..7)

Address offset: 0x510 + (n × 0x10) Input positive pin selection for CH[n]



Bit n	umber			31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ААААА
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	PSELP			Analog positive input channel
			NC	0	Not connected
			AnalogInput0	1	AINO
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDD	9	VDD
			VDDHDIV5	0xD	VDDH/5

7.29.11.31 CH[n].PSELN (n=0..7)

Address offset: 0x514 + (n × 0x10)

Input negative pin selection for CH[n]

Bit r	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ААААА
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	PSELN			Analog negative input, enables differential channel
			NC	0	Not connected
			AnalogInput0	1	AINO
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDD	9	VDD
			VDDHDIV5	0xD	VDDH/5

7.29.11.32 CH[n].CONFIG (n=0..7)

Address offset: 0x518 + (n × 0x10)

Input configuration for CH[n]

Bit r	umber			31 30	29 28	27 2	6 25	524	23 2	22 21	1 20	19	18 1	7 16	5 15	14 1	L3 12	11 1	.0 9	8	7	6	5 4	43	2	1	0
ID								G			F		ΕI	ΕE			D		сс	C			ΒI	3		А	А
Rese	et 0x000	20000		0 0	0 0	0 0	0	0	0	0 0	0	0	0 :	1 0	0	0	0 0	0	0 0	0	0	0	0 (0 0	0	0	0
ID									Des																		
А	RW	RESP							Posi	itive	cha	nne	el re	sisto	or co	ontro	ol										
			Bypass	0					Вур	ass i	resis	stor	lado	der													
			Pulldown	1					Pull	-dov	vn t	o G	ND														
			Pullup	2					Pull	-up	to V	'DD															
			VDD1_2	3					Set	inpu	ıt at	VD	D/2														



Bit r	number			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID					G F E E E D C C C B B A A
Res	et 0x000	20000		0 0 0 0 0 0 0	0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
В	RW	RESN			Negative channel resistor control
			Bypass	0	Bypass resistor ladder
			Pulldown	1	Pull-down to GND
			Pullup	2	Pull-up to VDD
			VDD1_2	3	Set input at VDD/2
С	RW	GAIN			Gain control
			Gain1_6	0	1/6
			Gain1_5	1	1/5
			Gain1_4	2	1/4
			Gain1_3	3	1/3
			Gain1_2	4	1/2
			Gain1	5	1
			Gain2	6	2
			Gain4	7	4
D	RW	REFSEL			Reference control
			Internal	0	Internal reference (0.6 V)
			VDD1_4	1	VDD/4 as reference
E	RW	TACQ			Acquisition time, the time the ADC uses to sample the
					input voltage
			3us	0	3 μs
			5us	1	5 μs
			10us	2	10 µs
			15us	3	15 μs
			20us	4	20 µs
			40us	5	40 μs
F	RW	MODE			Enable differential mode
			SE	0	Single-ended, PSELN will be ignored, negative input to ADC
					shorted to GND
			Diff	1	Differential
G	RW	BURST			Enable burst mode
			Disabled	0	Burst mode is disabled (normal operation)
			Enabled	1	Burst mode is enabled. SAADC takes 2^OVERSAMPLE
					number of samples as fast as it can, and sends the average

7.29.11.33 CH[n].LIMIT (n=0..7)

Address offset: $0x51C + (n \times 0x10)$

High/low limits for event monitoring a channel

Bit n	umber			31	30	29	28 2	27 2	62	5 24	23	3 2 2	21	20 :	19 1	.8 17	16	15	14 1	3 1	2 1 1	L 10	9	8	7	6	5	4 3	32	1	0
ID				В	В	В	В	ΒE	3 E	3 B	В	В	В	В	B	ВВ	В	А	A	4 A	A	А	А	А	А	A	Α.	A	A A	А	A
Reset 0x7FFF8000				0	1	1	1	1 1	1	ι 1	1	1	1	1	1	1 1	1	1	0	0 0	0	0	0	0	0	0	0	0 (0 0	0	0
ID																															
А	RW	LOW		[-3	276	68 t	:0 +3	327	67]		Lc	ow le	eve	l lin	nit																
В	RW	HIGH		[-3	276	68 t	:0 +3	327	67]		Hi	igh l	leve	el lir	nit																

to Data RAM.

7.29.11.34 RESOLUTION

Address offset: 0x5F0

Resolution configuration

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ААА
Rese	eset 0x0000001			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	VAL			Set the resolution
			8bit	0	8 bit
			10bit	1	10 bit
			12bit	2	12 bit
			14bit	3	14 bit

7.29.11.35 OVERSAMPLE

Address offset: 0x5F4

Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	OVERSAMPLE			Oversample control
			Bypass	0	Bypass oversampling
			Over2x	1	Oversample 2x
			Over4x	2	Oversample 4x
			Over8x	3	Oversample 8x
			Over16x	4	Oversample 16x
			Over32x	5	Oversample 32x
			Over64x	6	Oversample 64x
			Over128x	7	Oversample 128x
			Over256x	8	Oversample 256x

7.29.11.36 SAMPLERATE

Address offset: 0x5F8

Controls normal or continuous sample rate

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					В АААААААААА
Rese	Reset 0x0000000			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	СС		[802047]	Capture and compare value; sample rate is 16 MHz/CC
В	RW	MODE			Select mode for sample rate control
			Task	0	Rate is controlled from SAMPLE task
			Timers	1	Rate is controlled from local timer (use CC to control the
					rate)

7.29.11.37 RESULT.PTR

Address offset: 0x62C

Data pointer

ID A	mber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 1	1312111098765432
		A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A A A
ID R/W Field Value ID Value Description	0x0000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0
A RW PTR Data pointer		Data pointer	

See the Memory chapter for details about which memories are available for EasyDMA.

register can be read after an END or STOPPED event.

7.29.11.38 RESULT.MAXCNT

Address offset: 0x630

Maximum number of buffer words to transfer

ID																				
Reset	Reset 0x0000000			0 0 0 0 0 0 0	000	0 0	0	0 0	0 0	0	0 0	0 (0 0	0	0	0 (0 0	0	0 0	0
ID										А	A A	A	A A	А	А	A	A A	A	A A	А
Bit nu	mber			31 30 29 28 27 26 25	24 23 22	2 21 2	0 19 1	L8 17	16 19	5 14	13 12	2 11 1	09	8	7	6 !	54	3	2 1	0

7.29.11.39 RESULT.AMOUNT

Address offset: 0x634

Number of buffer words transferred since last START

Bit n	umber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	R	AMOUNT			Number of buffer words transferred since last START. This

7.29.12 Electrical specification

7.29.12.1 SAADC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
DNL ₁₀	Differential non-linearity, 10-bit resolution	-0.9	<1		LSB10b
INL ₁₀	Integral non-linearity, 10-bit resolution		±1		LSB10b
V _{OS}	Differential offset error (calibrated), 10-bit resolution ¹⁷		±2		LSB10b
DNL ₁₂	Differential non-linearity, 12-bit resolution	-0.9	1.3		LSB12b
INL ₁₂	Integral non-linearity, 12-bit resolution		3.7		LSB12b
E _{VDDHDIV5}	Error on VDDHDIV5 input		±1		%
C _{EG}	Gain error temperature coefficient		0.02		%/∘C
f _{SAMPLE}	Maximum sampling rate			200	kHz
t _{ACQ,10k}	Acquisition time (configurable), source Resistance \leq 10 k Ω		3		μs
t _{ACQ,40k}	Acquisition time (configurable), source Resistance \leq 40 k Ω		5		μs
t _{ACQ,100k}	Acquisition time (configurable), source Resistance $\leq 100 \text{ k}\Omega$		10		μs
t _{ACQ,200k}	Acquisition time (configurable), source Resistance \leq 200 k Ω		15		μs
t _{ACQ,400k}	Acquisition time (configurable), source Resistance \leq 400 k Ω		20		μs

¹⁷ Digital output code at zero volt differential input.



Symbol	Description	Min.	Тур.	Max.	Units
t _{ACQ,800k}	Acquisition time (configurable), source Resistance \leq 800 k Ω		40		μs
t _{CONV}	Conversion time		2		μs
E _{G1/6}	Error ¹⁸ for Gain = 1/6	-3		3	%
E _{G1/4}	Error ¹⁸ for Gain = 1/4	-3		3	%
E _{G1/2}	Error ¹⁸ for Gain = 1/2	-3		4	%
E _{G1}	Error ¹⁸ for Gain = 1	-3		4	%
CSAMPLE	Sample and hold capacitance at maximum gain ¹⁹		2.5		pF
R _{INPUT}	Input resistance		>1		MΩ
E _{NOB}	Effective number of bits, differential mode, 12-bit		9.8		Bit
	resolution, 1/1 gain, 3 µs acquisition time, HFXO, 32 ksps,				
	F _{in} = 3 kHz				
S _{NDR}	Peak signal to noise and distortion ratio, differential mode,		61		dB
	12-bit resolution, 1/1 gain, 3 μs acquisition time, HFXO, 32				
	ksps, F _{in} = 3 kHz				
S _{FDR}	Spurious free dynamic range, differential mode, 12-bit		73		dBc
	resolution, 1/1 gain, 3 µs acquisition time, HFXO, 32 ksps,				
	F _{in} = 3 kHz				
R _{LADDER}	Ladder resistance		160		kΩ

7.29.13 Performance factors

Clock jitter, affecting sample timing accuracy, and circuit noise can affect ADC performance.

Jitter can be between START tasks or from START task to acquisition. START timer accuracy and startup times of regulators and references will contribute to variability. Sources of circuit noise may include CPU activity and the DC/DC regulator. The best ADC performance is achieved using START timing based on the TIMER module, HFXO clock source, and Constant Latency mode.

7.30 SPIM — Serial peripheral interface master with EasyDMA

The SPI master can communicate with multiple SPI slaves using individual chip select signals for each slave.

The the main features of SPIM are:

- EasyDMA direct transfer to/from RAM
- SPI mode 0-3
- Individual selection of I/O pins
- Optional D/CX output line for distinguishing between command and data bytes



¹⁸ Temperature drift is not included.

¹⁹ Maximum gain corresponds to highest capacitance.




Figure 196: SPIM — SPI master with EasyDMA

7.30.1 SPI master transaction sequence

An SPI master transaction is started by triggering the START task. When started, a number of bytes will be transmitted/received on MOSI/MISO.

The following figure illustrates an SPI master transaction.






Figure 197: SPI master transaction

The ENDTX is generated when all bytes in buffer TXD.PTR on page 562 are transmitted. The number of bytes in the transmit buffer is specified in register TXD.MAXCNT on page 562. The ENDRX event will be generated when buffer RXD.PTR on page 561 is full, that is when the number of bytes specified in register RXD.MAXCNT on page 561 have been received. The transaction stops automatically after all bytes have been transmitted/received. When the maximum number of bytes in receive buffer is larger than the number of bytes in the transmit buffer, the contents of register ORC on page 565 will be transmitted after the last byte in the transmit buffer has been transmitted.

The END event will be generated after both the ENDRX and ENDTX events have been generated.

The SPI master can be stopped by triggering the STOP task. A STOPPED event is generated when the SPI master has stopped. If the STOP task is triggered in the middle of a transaction, SPIM will complete the transmission/reception of the current byte before stopping. The STOPPED event is generated even if the STOP task is triggered while there is no ongoing transaction.

If the ENDTX event has not already been generated when the SPI master has come to a stop, the ENDTX event will be generated even if all bytes in the buffer TXD.PTR on page 562 have not been transmitted.

If the ENDRX event has not already been generated when the SPI master has come to a stop, the ENDRX event will be generated even if the buffer RXD.PTR on page 561 is not full.

A transaction can be suspended and resumed using the SUSPEND and RESUME tasks, receptively. When the SUSPEND task is triggered, the SPI master will complete transmitting and receiving the current ongoing byte before it is suspended.

7.30.2 D/CX functionality

Some SPI slaves, for example display drivers, require an additional signal from the SPI master to distinguish between command and data bytes. For display drivers this line is often called D/CX.

The SPIM provides support for such a D/CX output line. The D/CX line is set low during transmission of command bytes and high during transmission of data bytes.

The D/CX pin number is selected using PSELDCX on page 564 and the number of command bytes preceding the data bytes is configured using DCXCNT on page 565.

It is not allowed to write to the DCXCNT on page 565 during an ongoing transmission.

The following figure shows the use of D/CX, using SPIM.DCXCNT=1.






Figure 198: D/CX example. SPIM.DCXCNT = 1.

7.30.3 Pin configuration

The SCK, CSN, DCX, MOSI, and MISO signals associated with the SPIM are mapped to physical pins according to the configuration specified in the PSEL.n registers.

The contents of registers PSEL.SCK on page 559, PSEL.CSN on page 560, PSELDCX on page 564, PSEL.MOSI on page 560, and PSEL.MISO on page 560 are only used when the SPIM is enabled and retained only as long as the device is in System ON mode. The PSEL.n registers can only be configured when the SPIM is disabled. Enabling/disabling is done using register ENABLE on page 559.

To ensure correct behavior, the pins used by the SPIM must be configured in the GPIO peripheral as described in GPIO configuration on page 549 before the SPIM is enabled. Make sure to activate the dedicated peripheral setting of the GPIO pin. See GPIO — General purpose input/output on page 220 for details on how to assign pins between cores, peripherals, or subsystems. For pin recommendations, see Pin assignments on page 783.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSEL.SCK on page	Output	Same as CONFIG.CPOL
	559		
CSN	As specified in PSEL.CSN on page	Output	Same as CONFIG.CPOL
	560		
DCX	As specified in PSELDCX on page 564	Output	1
MOSI	As specified in PSEL.MOSI on page	Output	0
	560		
MISO	As specified in PSEL.MISO on page	Input	Not applicable
	560		

Table 143: GPIO configuration

Some SPIM instances do not support automatic control of CSN, and for those the available GPIO pins need to be used to control CSN directly. See Instances on page 551 for information about what features are supported in the various SPIM instances.

The SPIM supports SPI modes 0 through 3. The clock polarity (CPOL) and the clock phase (CPHA) are configured in register CONFIG on page 563.

Mode	Clock polarity	Clock phase				
	CPOL	СРНА				
SPI_MODE0	0 (Active High)	0 (Leading)				
SPI_MODE1	0 (Active High)	1 (Trailing)				
SPI_MODE2	1 (Active Low)	0 (Leading)				
SPI_MODE3	1 (Active Low)	1 (Trailing)				

Table 144: SPI modes



7.30.4 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used.

Disabling a peripheral that has the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in Peripherals on page 146 for details on peripherals and their IDs.

7.30.5 EasyDMA

SPIM implements EasyDMA for accessing RAM without CPU involvement.

SPIM implements the following EasyDMA channels.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 145: SPIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 150.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next transmission immediately after having received the STARTED event.

The SPI master will automatically stop transmitting after TXD.MAXCNT bytes have been transmitted and RXD.MAXCNT bytes have been received. If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register. If TXD.MAXCNT is larger than RXD.MAXCNT, the additional received bytes will be discarded.

The ENDRX/ENDTX events indicate that EasyDMA has finished accessing respectively the RX/TX buffer in RAM. The END event gets generated when both RX and TX are finished accessing the buffers in RAM.

If several AHB bus masters try to access the same AHB slave at the same time, AHB bus congestion might occur, and the behavior of the EasyDMA channel will depend on the SPIM instance. Refer to Instances on page 551 for information about what behavior is supported in the various instances.

7.30.6 Low power

To ensure lowest possible power consumption when the peripheral is not needed stop and disable SPIM.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.



7.30.7 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
						Not supported: > 8
						Mbps data rate, CSNPOL
						register, DCX functionality,
0x50008000		SPIM0 : S	US	SA	SPI master 0	IFTIMING.x registers,
0x40008000	ION SPIM	SPIM0 : NS	03	SA	SPIMaster U	hardware CSN control
						(PSEL.CSN), stalling
						mechanism during AHB
						bus contention
						Not supported: > 8
						Mbps data rate, CSNPOL
						register, DCX functionality,
0x50009000		SPIM1 : S				IFTIMING.x registers,
APPLICAT 0x40009000	ION SPIM	SPIM1 : NS	US	SA	SPI master 1	hardware CSN control
						(PSEL.CSN), stalling
						mechanism during AHB
						bus contention
0x5000A000		SPIM4 : S				Up to 32 Mbps SPI when
APPLICAT 0x4000A000	ION SPIM	SPIM4 : NS	US	SA	SPI master 4 (high-speed)	using dedicated pins
						Not supported: > 8
						Mbps data rate, CSNPOL
						register, DCX functionality,
0x5000B000		SPIM2 : S				IFTIMING.x registers,
APPLICAT 0x4000B000	ION SPIM	SPIM2 : NS	US	SA	SPI master 2	hardware CSN control
						(PSEL.CSN), stalling
						mechanism during AHB
						bus contention
						Not supported: > 8
						Mbps data rate, CSNPOL
						register, DCX functionality,
0x5000C000		SPIM3 : S				IFTIMING.x registers,
APPLICAT 0x4000C000	ION SPIM	SPIM3 : NS	US	SA	SPI master 3	hardware CSN control
						(PSEL.CSN), stalling
						mechanism during AHB
						bus contention
0x41013000 NETWOR	k spim	SPIM0	NS	NA	SPI master 0	Not supported: > 8 Mbps
						data rate, IFTIMING.x
						registers, hardware CSN
						control (PSEL.CSN), stalling
						mechanism during AHB
						bus contention
						Sus contention

Table 146: Instances

Register	Offset	Security	Description
TASKS_START	0x010		Start SPI transaction
TASKS_STOP	0x014		Stop SPI transaction
TASKS_SUSPEND	0x01C		Suspend SPI transaction
TASKS_RESUME	0x020		Resume SPI transaction
SUBSCRIBE_START	0x090		Subscribe configuration for task START
SUBSCRIBE_STOP	0x094		Subscribe configuration for task STOP



Register	Offset	Security	Description	
SUBSCRIBE_SUSPEND	0x09C		Subscribe configuration for task SUSPEND	
SUBSCRIBE_RESUME	0x0A0		Subscribe configuration for task RESUME	
EVENTS_STOPPED	0x104		SPI transaction has stopped	
EVENTS_ENDRX	0x110		End of RXD buffer reached	
EVENTS_END	0x118		End of RXD buffer and TXD buffer reached	
EVENTS_ENDTX	0x120		End of TXD buffer reached	
EVENTS_STARTED	0x14C		Transaction started	
PUBLISH_STOPPED	0x184		Publish configuration for event STOPPED	
PUBLISH_ENDRX	0x190		Publish configuration for event ENDRX	
PUBLISH_END	0x198		Publish configuration for event END	
PUBLISH_ENDTX	0x1A0		Publish configuration for event ENDTX	
PUBLISH_STARTED	0x1CC		Publish configuration for event STARTED	
SHORTS	0x200		Shortcuts between local events and tasks	
INTENSET	0x304		Enable interrupt	
NTENCLR	0x308		Disable interrupt	
STALLSTAT	0x400		Stall status for EasyDMA RAM accesses. The fields in this register are set to STALL by	
			hardware whenever a stall occurres and can be cleared (set to NOSTALL) by the CPU.	
ENABLE	0x500		Enable SPIM	
PSEL.SCK	0x508		Pin select for SCK	
PSEL.MOSI	0x50C		Pin select for MOSI signal	
PSEL.MISO	0x510		Pin select for MISO signal	
PSEL.CSN	0x514		Pin select for CSN	
REQUENCY	0x524		SPI frequency. Accuracy depends on the HFCLK source selected.	
RXD.PTR	0x534		Data pointer	
RXD.MAXCNT	0x538		Maximum number of bytes in receive buffer	
RXD.AMOUNT	0x53C		Number of bytes transferred in the last transaction	
RXD.LIST	0x540		EasyDMA list type	
TXD.PTR	0x544		Data pointer	
TXD.MAXCNT	0x548		Number of bytes in transmit buffer	
TXD.AMOUNT	0x54C		Number of bytes transferred in the last transaction	
TXD.LIST	0x550		EasyDMA list type	
CONFIG	0x554		Configuration register	
FTIMING.RXDELAY	0x560		Sample delay for input serial data on MISO	
FTIMING.CSNDUR	0x564		Minimum duration between edge of CSN and edge of SCK and minimum duration CSN	
			must stay high between transactions	
CSNPOL	0x568		Polarity of CSN output	
PSELDCX	0x56C		Pin select for DCX signal	
DCXCNT	0x570		DCX configuration	
ORC	0x5C0		Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when	
			RXD.MAXCNT is greater than TXD.MAXCNT	

Table 147: Register overview

7.30.7.1 TASKS_START

Address offset: 0x010 Start SPI transaction



Bit n	umber			31 30 29 28 27 26 3	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_START			Start SPI transaction
			Trigger	1	Trigger task

7.30.7.2 TASKS_STOP

Address offset: 0x014

Stop SPI transaction

Bit n	umber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	W	TASKS_STOP			Stop SPI transaction
			Trigger	1	Trigger task

7.30.7.3 TASKS_SUSPEND

Address offset: 0x01C

Suspend SPI transaction

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_SUSPEND			Suspend SPI transaction
			Trigger	1	Trigger task

7.30.7.4 TASKS_RESUME

Address offset: 0x020

Resume SPI transaction

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_RESUME			Resume SPI transaction
			Trigger	1	Trigger task

7.30.7.5 SUBSCRIBE_START

Address offset: 0x090

Subscribe configuration for task START



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.30.7.6 SUBSCRIBE_STOP

Address offset: 0x094

Subscribe configuration for task STOP

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1	0
ID				В	ААА	АААА	A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000	0
ID							
А	RW	CHIDX		[2550]	DPPI channel that task STOP will subscribe to		
A B	RW RW	CHIDX EN		[2550]	DPPI channel that task STOP will subscribe to		
			Disabled	[2550] 0	DPPI channel that task STOP will subscribe to Disable subscription		

7.30.7.7 SUBSCRIBE_SUSPEND

Address offset: 0x09C

Subscribe configuration for task SUSPEND

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task SUSPEND will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.30.7.8 SUBSCRIBE_RESUME

Address offset: 0x0A0

Subscribe configuration for task RESUME

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that task RESUME will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription



7.30.7.9 EVENTS_STOPPED

Address offset: 0x104

SPI transaction has stopped

Bit num	Bit number			31 30 29 28 2	7 26 25 24	23 22	21 20) 19 1	.8 17	16 15	5 14 1	3 12 1	1 10 9	8	7	6	54	3	2	1 0
ID																				А
Reset 0	0x000	00000		0 0 0 0 0	0000	0 0	0 0	0	0 0	0 0	0 0	000	00	0 0	0	0	0 0	0	0	0 0
ID F																				
A F	RW	EVENTS_STOPPED				SPI tra	ansact	tion	has st	oppe	d									
			NotGenerated	0		Event	not g	ener	ated											
			Generated	1		Event	gene	rated	ł											

7.30.7.10 EVENTS_ENDRX

Address offset: 0x110

End of RXD buffer reached

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_ENDRX			End of RXD buffer reached
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.30.7.11 EVENTS_END

Address offset: 0x118

End of RXD buffer and TXD buffer reached

Bit number		31 30 29 28 27 26 25	5 2 4 2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
A RW EVENTS_END			End of RXD buffer and TXD buffer reached
	NotGenerated	0	Event not generated
	Generated	1	Event generated

7.30.7.12 EVENTS_ENDTX

Address offset: 0x120

End of TXD buffer reached

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EVENTS_ENDTX			End of TXD buffer reached
			NotGenerated	0	Event not generated
			Generated	1	Event generated



7.30.7.13 EVENTS_STARTED

Address offset: 0x14C

Transaction started

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_STARTED			Transaction started
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.30.7.14 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event STOPPED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		В	A A A A A A A A A A A A A A A A A A A	
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event STOPPED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.30.7.15 PUBLISH_ENDRX

Address offset: 0x190

Publish configuration for event ENDRX

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	3210
ID				В	АААА	АААА
Reset 0x00000000				0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID						
Α		CLUDY				
~	RW	CHIDX		[2550]	DPPI channel that event ENDRX will publish to.	
в	RW	EN		[2550]	DPPI channel that event ENDRX will publish to.	
			Disabled	0	DPPI channel that event ENDRX will publish to.	

7.30.7.16 PUBLISH_END

Address offset: 0x198

Publish configuration for event END



Bit n	Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event END will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.30.7.17 PUBLISH_ENDTX

Address offset: 0x1A0

Publish configuration for event ENDTX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event ENDTX will publish to.
В	RW	EN			
			Disabled	0	Disable publishing

7.30.7.18 PUBLISH_STARTED

Address offset: 0x1CC

Publish configuration for event STARTED

Bit n	Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID	ID		В	A A A A A A A A A A A A A A A A A A A	
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event STARTED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.30.7.19 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
ID			А						
Reset 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						
ID R/W Field			Description						
A RW END_START			Shortcut between event END and task START						
	Disabled	0	Disable shortcut						
	Enabled	1	Enable shortcut						



7.30.7.20 INTENSET

Address offset: 0x304

Enable interrupt

Bit r	number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Res	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDRX			Write '1' to enable interrupt for event ENDRX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	END			Write '1' to enable interrupt for event END
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ENDTX			Write '1' to enable interrupt for event ENDTX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Е	RW	STARTED			Write '1' to enable interrupt for event STARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.30.7.21 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	number			31 30 29 28 27 26 25 24	⁴ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Res	Reset 0x0000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDRX			Write '1' to disable interrupt for event ENDRX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ENDTX			Write '1' to disable interrupt for event ENDTX
			Clear	1	Disable



Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			E D C B A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
E RW STARTED			Write '1' to disable interrupt for event STARTED
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

7.30.7.22 STALLSTAT

Address offset: 0x400

Stall status for EasyDMA RAM accesses. The fields in this register are set to STALL by hardware whenever a stall occurres and can be cleared (set to NOSTALL) by the CPU.

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
ID			B A												
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										
ID					Description										
А	RW	ТХ		[10]	Stall status for EasyDMA RAM reads										
			NOSTALL	0	No stall										
			STALL	1	A stall has occurred										
В	RW	RX		[10]	Stall status for EasyDMA RAM writes										
			NOSTALL	0	No stall										
			STALL	1	A stall has occurred										

7.30.7.23 ENABLE

Address offset: 0x500

Enable SPIM

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Rese	Reset 0x00000000 00			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ENABLE			Enable or disable SPIM
			Disabled	0	Disable SPIM
			Enabled	7	Enable SPIM

7.30.7.24 PSEL.SCK

Address offset: 0x508 Pin select for SCK



Bit n	Bit number		31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0	
ID	ID		С	ВАААА	
Reset 0xFFFFFFF			1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.30.7.25 PSEL.MOSI

Address offset: 0x50C

Pin select for MOSI signal

Bit n	umber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID	D			С	ВААААА
Rese	Reset 0xFFFFFFF			1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.30.7.26 PSEL.MISO

Address offset: 0x510

Pin select for MISO signal

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	D			С	B A A A A A
Rese	Reset 0xFFFFFFF			1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.30.7.27 PSEL.CSN

Address offset: 0x514

Pin select for CSN



Bit n	Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID	D		С	ВАААА	
Rese	t OxFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.30.7.28 FREQUENCY

Address offset: 0x524

SPI frequency. Accuracy depends on the HFCLK source selected.

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	D		A A A A A A A A	A A A A A A A A A A A A A A A A A A A	
Rese	et 0x040	00000		0 0 0 0 0 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	RW	FREQUENCY			SPI master data rate
			K125	0x02000000	125 kbps
			К250	0x04000000	250 kbps
			К500	0x08000000	500 kbps
			M1	0x10000000	1 Mbps
			M2	0x20000000	2 Mbps
			M4	0x40000000	4 Mbps
			M8	0x80000000	8 Mbps
			M16	0x0A00000	16 Mbps
			M32	0x14000000	32 Mbps

7.30.7.29 RXD.PTR

Address offset: 0x534

Data pointer

ID A A A A A A A A A A A A A A A A A A A	A RW PTR		Data pointer
ID A A A A A A A A A A A A A A A A A A A	ID R/W Field		
	Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	ID		A A A A A A A A A A A A A A A A A A A
	Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

See the Memory chapter for details about which memories are available for EasyDMA.

7.30.7.30 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer



Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 2	0 19 18	17 16	5 15	14 1	3 12 3	L1 10	9	8	76	5 5	4	3 2	2 1	0
ID								А	A A	A	A A	А	A	A A	A	А	A A	A A	A
Rese	Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0	000	0 0	0	0 0	0	0 0	0	0	0 0	0	0	0 0	0 0	0	
ID																			
A RW MAXCNT		[10xFFFF]	0xFFFF] Maximum number of bytes in receive buffer																

7.30.7.31 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit n	Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16	5 15 14 1	3 12 11	10 9	8	76	5	4 3	2 2	1 0	
ID	ID					AAA	AAA	A A	A	A A	А	A A	AA	A A
Rese	Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	000	00	0 0	0	0 0	0	0 0	0 (0 0	
ID														
A R AMOUNT		[10xFFFF]	Number of bytes transferred in the last transaction											

7.30.7.32 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A
Reset 0x0000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW LIST		List type
Disabled	0	Disable EasyDMA list
ArrayList	1	Use array list

7.30.7.33 TXD.PTR

Address offset: 0x544

Data pointer

Bit n	umber		313	0 2	9 28	3 27	26	25	24	23	22	21	20	19 :	18 1	71	5 15	14	13	12 1	1110	9 (8	7	6	5	4	32	1	0
ID			A A	A Α	A	A	А	A	A	A	А	A	А	A	A A	A	A	А	А	A	A A	A	A	А	А	А	A,	A A	A	А
Rese	et 0x000	00000	0 0	0 0) 0	0	0	0	0	0	0	0	0	0	0 0) (0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
ID																														
A	RW	PTR								Da	ita j	poi	ntei	r																

See the Memory chapter for details about which memories are available for EasyDMA.

7.30.7.34 TXD.MAXCNT

Address offset: 0x548

Number of bytes in transmit buffer



^	RW	MAXCNT	[10xFFFF]	Maximum number of bytes in transmit buffer
ID	R/W			Description
Rese	t 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A
Bit nu	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

7.30.7.35 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit n	umber		31 30 29 28 27 26 25 24 23 22 23	1 20 19 18 17 16	15 14 13	12 11 3	09	8 7	6	54	3	210
ID					A A A	A A	A A	A A	А	A A	A	ΑΑΑ
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0	00000	000	0 0	0 0	0 0	0	0 0	0	000
ID												
А	R	AMOUNT	[10xFFFF] Number	r of bytes transfe	erred in t	he last	transa	actio	n			

7.30.7.36 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit nu	mber			31 30) 29 2	8 27	26 25	5 2 4 2	23 23	2 21	20	19 1	8 17	16	15	14 1	3 1 2	11 1	.09	8	7	6 !	54	3	2	1 0
ID																									,	A A
Reset	: 0x000	00000		0 0	0	0 0	0 0	0	0 0	0 0	0	0 (0 0	0	0	0 0	0 (0	0 0	0	0	0 (0 0	0	0	0 0
ID																										
А	RW	LIST						l	.ist t	type																
			Disabled	0				(Disa	ble I	Easy	/DM	A lis	t												
			ArrayList	1				ι	Jse	arra	y lis	t														

7.30.7.37 CONFIG

Address offset: 0x554

Configuration register

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	annoer				
ID					СВА
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	RW	ORDER			Bit order
			MsbFirst	0	Most significant bit shifted out first
			LsbFirst	1	Least significant bit shifted out first
В	RW	СРНА			Serial clock (SCK) phase
			Leading	0	Sample on leading edge of clock, shift serial data on trailing
					edge
			Trailing	1	Sample on trailing edge of clock, shift serial data on leading
					edge
С	RW	CPOL			Serial clock (SCK) polarity
			ActiveHigh	0	Active high
			ActiveLow	1	Active low



7.30.7.38 IFTIMING.RXDELAY

Address offset: 0x560

Sample delay for input serial data on MISO

Bit n	umber		313	0 29	28 2	27 26	25 2	24 2	3 2	2 21	1 20	0 19	18	17 1	16 1	15 1	4 13	3 1 2	11	10	98	37	6	5	4	3 2	2 2	1 0	
ID																										A	4 4	A A	
Rese	t 0x000	00002	0 0	0 (0	0 0	0	0 (0 (0 0	0	0	0	0	0	0 0	0 0	0	0	0	0 (0 0	0	0	0	0 () :	1 0	
ID																													
А	RW	RXDELAY	[70]				S	am	ple	del	lay f	or i	npu	t se	eria	l da	ta o	n N	1150	. Th	e va	alue						
								S	peo	cifie	s th	ne n	um	ber	of	64 N	ИНz	clo	ck (cycle	es (1	5.6	25 r	ns)					
								d	lela	ay fro	om	the	th	e sa	mp	ling	ed	ge o	of SC	CK (l	ead	ing	edg	e fo	or				
								C	ON	NFIG	.CP	РΗΑ	= 0	, tra	ilin	g ec	dge	for	COI	NFIG	i.CP	HA	= 1)	un	ntil				
								t	he	inpu	ut s	eria	l da	ata is	s sa	mp	led.	As	en	exar	nple	e, if	RXI	DEL	AY.				
								=	• O a	and	со	NFI	G.C	PHA	. = 1	0, tł	ne ir	npu	t se	rial	data	a is s	sam	ple	ed				
								C	on t	he r	risir	ng e	dge	ofs	SCK	ί.													

7.30.7.39 IFTIMING.CSNDUR

Address offset: 0x564

Minimum duration between edge of CSN and edge of SCK and minimum duration CSN must stay high between transactions

Bit n	umber		31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ААААААААА
Rese	et 0x000	00002	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
А	RW	CSNDUR	[0xFF0]	Minimum duration between edge of CSN and edge of
				SCK and minimum duration CSN must stay high between
				transactions. The value is specified in number of 64 MHz

7.30.7.40 CSNPOL

Address offset: 0x568 Polarity of CSN output

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x0000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW CSNPOL		Polarity of CSN output
LOW	0	Active low (idle state high)
HIGH	1	Active high (idle state low)

7.30.7.41 PSELDCX

Address offset: 0x56C

Pin select for DCX signal



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Rese	et OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.30.7.42 DCXCNT

Address offset: 0x570

DCX configuration

Bit n	umber		313	0 29 2	8 27 2	26 2!	5 24	23	22 2	21 2	0 19	9 18	17	16	15 1	L4 1	3 12	2 11	10 9	8	7	6	5	4 3	3 2	1	0
ID																								,	A A	A	А
Rese	t 0x000	00000	0 (0 0	0 0	0 0	0 (0	0	0 (0 0	0	0	0	0	0 0) ()	0	0 0	0	0	0	0	0 (0 (0	0
ID																											
A	RW	DCXCNT	0x0.	.0xF				Thi	is re	gist	er s	pec	ifie	s th	e nı	umb	er o	of co	mm	and	byt	es					
								pre	eced	ling	the	dat	ta b	yte	s. Tł	he P	SEL	.DC>	line	e wil	l be	lov	N				
								duı	ring	tra	nsm	issi	on d	of c	omi	mar	nd b	ytes	and	hig	h dı	ırin	g				
								tra	insm	nissi	ion	of d	ata	byt	es.	Valu	ie 0	xF in	dica	tes	tha	: all					
								byt	tes a	are	com	ma	nd l	oyte	es.												

7.30.7.43 ORC

Address offset: 0x5C0

Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT

Bit number		31 30 29 2	28 27 26	25 24	23 22	21 20	19 18	8 17 1	.6 15	14 13	12 13	1109	8	7 (55	4	3 2	1 0
ID														A	A A	А	ΑA	AA
Reset 0x00000	0000	0 0 0 0	000	0 0	0 0	0 0	0 0	0	0 0	0 0	0 0	0 0	0	0 (0 0	0	0 0	0 0
ID R/W F																		
A RW O	ORC				Byte t	ransn	nitted	laftei	TXD	.MAX	CNT b	ytes h	ave l	bee	n			
					transr	nitted	l in th	ie cas	e wh	en RX	D.MA	XCNT	is gre	eate	er th	an		
					TXD.N	ЛАХСМ	NT.											

7.30.8 Electrical specification

7.30.8.1 Timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPIM}	Bit rates for SPIM ²⁰			16 ²¹	Mbps
t _{SPIM,START}	Time from START task to transmission started		1		μs
t _{SPIM,CSCK}	SCK period	125			ns

²⁰ High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

²¹ Application core SPIM4 supports 32 Mbps write speed when running at 128 MHz.



			_		
Symbol	Description	Min.	Тур.	Max.	Units
t _{SPIM,RSCK,LD}	SCK rise time, standard drive ²²			t _{RF,25pF}	
t _{SPIM,RSCK,HD}	SCK rise time, high drive ²²			t _{HRF,25pF}	
t _{SPIM,FSCK,LD}	SCK fall time, standard drive ²²			t _{RF,25pF}	
t _{SPIM,FSCK,HD}	SCK fall time, high drive ²²			t _{HRF,25pF}	
t _{SPIM,WHSCK}	SCK high time ²²	(t _{CSCK} /2)			
		- t _{RSCK} -			
		1.5 ns			
t _{SPIM,WLSCK}	SCK low time ²²	(t _{CSCK} /2)			
		- t _{FSCK} -			
		1.5 ns			
t _{SPIM,SUMI}	MISO to CLK edge setup time	19			ns
t _{SPIM,HMI}	CLK edge to MISO hold time	10			ns
t _{SPIM,VMO}	CLK edge to MOSI valid, SCK frequency \leq 8 MHz			59	ns
t _{SPIM,VMO,HS}	CLK edge to MOSI valid, SCK frequency > 8 MHz				ns
t _{SPIM,HMO}	MOSI hold time after CLK edge	10			ns




Figure 199: SPIM timing diagram

7.31 SPIS — Serial peripheral interface slave with EasyDMA

SPI slave (SPIS) is implemented with EasyDMA support for ultra-low power serial communication from an external SPI master. EasyDMA in conjunction with hardware-based semaphore mechanisms removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.



²² At 25pF load, including GPIO pin capacitance, see GPIO spec.




Figure 200: SPI slave

SPIS supports SPI modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.

Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Active High)	0 (Trailing Edge)
SPI_MODE1	0 (Active High)	1 (Leading Edge)
SPI_MODE2	1 (Active Low)	0 (Trailing Edge)
SPI_MODE3	1 (Active Low)	1 (Leading Edge)

Table 148: SPI modes

7.31.1 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. Therefore, you must disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used.

Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in Peripherals on page 146 shows which peripherals have the same ID as the SPI slave.

7.31.2 EasyDMA

SPIS implements EasyDMA for accessing RAM without CPU involvement.

SPIS implements the EasyDMA channels found in the following table.



Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 149: SPIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 150.

If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register.

The END event indicates that EasyDMA has finished accessing the buffer in RAM.

7.31.3 SPI slave operation

SPI slave uses two memory pointers, RXD.PTR and TXD.PTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

Before the CPU can safely update the RXD.PTR and TXD.PTR pointers it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXD.PTR and TXD.PTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it.

The CPU releases the semaphore by triggering the RELEASE task, this is illustrated in SPI transaction when shortcut between END and ACQUIRE is enabled on page 569. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect. See Semaphore operation on page 569 for more information

If the CPU is not able to reconfigure the TXD.PTR and RXD.PTR between granted transactions, the same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END_ACQUIRE shortcut can be used. With this shortcut enabled, the semaphore will be handed over to the CPU automatically after the granted transaction has completed, giving the CPU the ability to update the TXPTR and RXPTR between every granted transaction.

The ENDRX event is generated when the RX buffer has been filled.

The RXD.MAXCNT register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than RXD.MAXCNT number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.

The TXD.MAXCNT parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than TXD.MAXCNT number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.

The RXD.AMOUNT and TXD.AMOUNT registers are updated when a granted transaction is completed. The TXD.AMOUNT register indicates how many bytes were read from the TX buffer in the last transaction, that is, ORC (over-read) characters are not included in this number. Similarly, the RXD.AMOUNT register indicates how many bytes were written into the RX buffer in the last transaction.






Figure 201: SPI transaction when shortcut between END and ACQUIRE is enabled

7.31.4 Semaphore operation

The semaphore is a mechanism implemented inside the SPI slave that prevents simultaneous access to the data buffers by the SPI slave and CPU.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU. The figure SPI semaphore FSM on page 570 illustrates the transitions between states in the semaphore based on the relevant tasks and events.






Figure 202: SPI semaphore FSM

Note: The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXD.PTR register, the TXD.PTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The SPI slave will try to acquire the semaphore when STARTED event is detected, the even also indicates that CSN is currently low. If the SPI slave does not manage to acquire the semaphore at this point (i.e., it is under CPU's control), the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in figure SPI transaction when shortcut between END and ACQUIRE is enabled on page 569, the semaphore will be granted to the CPU.

If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.

As long as the semaphore is available, the SPI slave can be granted multiple transactions one after the other.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.

7.31.5 Pin configuration

The CSN, SCK, MOSI, and MISO signals associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of any of these registers is set to Disconnected, the associated SPI slave signal will not be connected to any physical pins.

The PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode, see POWER — Power control on page 43 chapter for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field



and PIN_CNF[n] register. PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI slave is disabled.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 571 before enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI slave itself is temporarily disabled, or if the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI signal	SPI pin	Direction	Output value Comment
CSN	As specified in PSEL.CSN	Input	Not applicable
SCK	As specified in PSEL.SCK	Input	Not applicable
MOSI	As specified in PSEL.MOSI	Input	Not applicable
MISO	As specified in PSEL.MISO	Input	Not applicable Emulates that the SPI slave is not selected.

Table 150: GPIO configuration before enabling peripheral

7.31.6 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50008000 APPLICATIO		SPISO : S	US	SA	SPI slave 0	
0x40008000	N JFIJ	SPISO : NS	03	34	SFISIAVE	
0x50009000 APPLICATIO		SPIS1 : S	US	SA	SPI slave 1	
0x40009000			03	34	STI SIGVE I	
0x5000B000 APPLICATIO		SPIS2 : S	US	SA	SPI slave 2	
0x4000B000	N JFIJ	SPIS2 : NS	03	34	SFI Slave Z	
0x5000C000 APPLICATIO		SPIS3 : S	US	SA	SPI slave 3	
0x4000C000		SPIS3 : NS	05	J A		
0x41013000 NETWORK	SPIS	SPIS0	NS	NA	SPI slave 0	

Table 151: Instances

Register	Offset	Security	Description
TASKS_ACQUIRE	0x024		Acquire SPI semaphore
TASKS_RELEASE	0x028		Release SPI semaphore, enabling the SPI slave to acquire it
SUBSCRIBE_ACQUIRE	0x0A4		Subscribe configuration for task ACQUIRE
SUBSCRIBE_RELEASE	0x0A8		Subscribe configuration for task RELEASE
EVENTS_END	0x104		Granted transaction completed
EVENTS_ENDRX	0x110		End of RXD buffer reached
EVENTS_ACQUIRED	0x128		Semaphore acquired
PUBLISH_END	0x184		Publish configuration for event END
PUBLISH_ENDRX	0x190		Publish configuration for event ENDRX
PUBLISH_ACQUIRED	0x1A8		Publish configuration for event ACQUIRED
SHORTS	0x200		Shortcuts between local events and tasks
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
SEMSTAT	0x400		Semaphore status register
STATUS	0x440		Status from last transaction
ENABLE	0x500		Enable SPI slave



Register	Offset Security	•	
PSEL.SCK	0x508	Pin select for SCK	
PSEL.MISO	0x50C	Pin select for MISO signal	
PSEL.MOSI	0x510	Pin select for MOSI signal	
PSEL.CSN	0x514	Pin select for CSN signal	
PSELSCK	0x508	Pin select for SCK	Deprecated
PSELMISO	0x50C	Pin select for MISO	Deprecated
PSELMOSI	0x510	Pin select for MOSI	Deprecated
PSELCSN	0x514	Pin select for CSN	Deprecated
RXD.PTR	0x534	RXD data pointer	
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer	
RXD.AMOUNT	0x53C	Number of bytes received in last granted transaction	
RXD.LIST	0x540	EasyDMA list type	
RXDPTR	0x534	RXD data pointer	Deprecated
MAXRX	0x538	Maximum number of bytes in receive buffer	Deprecated
AMOUNTRX	0x53C	Number of bytes received in last granted transaction	Deprecated
TXD.PTR	0x544	TXD data pointer	
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer	
TXD.AMOUNT	0x54C	Number of bytes transmitted in last granted transaction	
TXD.LIST	0x550	EasyDMA list type	
TXDPTR	0x544	TXD data pointer	Deprecated
MAXTX	0x548	Maximum number of bytes in transmit buffer	Deprecated
AMOUNTTX	0x54C	Number of bytes transmitted in last granted transaction	Deprecated
CONFIG	0x554	Configuration register	
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.	
ORC	0x5C0	Over-read character	

Table 152: Register overview

7.31.6.1 TASKS_ACQUIRE

Address offset: 0x024

Acquire SPI semaphore

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_ACQUIRE			Acquire SPI semaphore
			Trigger	1	Trigger task

7.31.6.2 TASKS_RELEASE

Address offset: 0x028

Release SPI semaphore, enabling the SPI slave to acquire it

Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_RELEASE			Release SPI semaphore, enabling the SPI slave to acquire it
			Trigger	1	Trigger task



7.31.6.3 SUBSCRIBE_ACQUIRE

Address offset: 0x0A4

Subscribe configuration for task ACQUIRE

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task ACQUIRE will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.31.6.4 SUBSCRIBE_RELEASE

Address offset: 0x0A8

Subscribe configuration for task RELEASE

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task RELEASE will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.31.6.5 EVENTS_END

Address offset: 0x104

Granted transaction completed

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_END			Granted transaction completed
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.31.6.6 EVENTS_ENDRX

Address offset: 0x110

End of RXD buffer reached



Bit numbe	er		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Reset 0x0	000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/V				Description
A RW	EVENTS_ENDRX			End of RXD buffer reached
		NotGenerated	0	Event not generated
		Generated	1	Event generated

7.31.6.7 EVENTS_ACQUIRED

Address offset: 0x128

Semaphore acquired

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x0000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW EVENTS_ACQUIRED		Semaphore acquired
NotGenera	ted 0	Event not generated
Generated	1	Event generated

7.31.6.8 PUBLISH_END

Address offset: 0x184

Publish configuration for event END

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event END will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.31.6.9 PUBLISH_ENDRX

Address offset: 0x190

Publish configuration for event ENDRX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event ENDRX will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.31.6.10 PUBLISH_ACQUIRED

Address offset: 0x1A8



Publish configuration for event ACQUIRED

Bit n	umber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event ACQUIRED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.31.6.11 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0 0	
ID R/W Field Value ID		
A RW END_ACQUIRE		Shortcut between event END and task ACQUIRE
Disabled	0	Disable shortcut
Enabled	1	Enable shortcut

7.31.6.12 INTENSET

Address offset: 0x304

Enable interrupt

Bit r	number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					С В А
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	END			Write '1' to enable interrupt for event END
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDRX			Write '1' to enable interrupt for event ENDRX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	ACQUIRED			Write '1' to enable interrupt for event ACQUIRED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.31.6.13 INTENCLR

Address offset: 0x308

Disable interrupt



Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B A
Res	et 0x000	00000		0 0 0 0 0 0 0 0	
А	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDRX			Write '1' to disable interrupt for event ENDRX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	ACQUIRED			Write '1' to disable interrupt for event ACQUIRED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.31.6.14 SEMSTAT

Address offset: 0x400

Semaphore status register

Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A
Res	et 0x000	00001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	R	SEMSTAT			Semaphore status
			Free	0	Semaphore is free
			CPU	1	Semaphore is assigned to CPU
			SPIS	2	Semaphore is assigned to SPI slave
			CPUPending	3	Semaphore is assigned to SPI but a handover to the CPU is
					pending

7.31.6.15 STATUS

Address offset: 0x440

Status from last transaction

Note: 1

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	OVERREAD			TX buffer over-read detected, and prevented
			NotPresent	0	Read: error not present
			Present	1	Read: error present
			Clear	1	Write: clear error on writing '1'
В	RW	OVERFLOW			RX buffer overflow detected, and prevented
			NotPresent	0	Read: error not present
			Present	1	Read: error present
			Clear	1	Write: clear error on writing '1'



7.31.6.16 ENABLE

Address offset: 0x500

Enable SPI slave

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW ENABLE		Enable or disable SPI slave
Disabled	0	Disable SPI slave
Enabled	2	Enable SPI slave

7.31.6.17 PSEL.SCK

Address offset: 0x508

Pin select for SCK

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		С	B A A A A A	
Rese	Reset 0xFFFFFFF			1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.31.6.18 PSEL.MISO

Address offset: 0x50C

Pin select for MISO signal

Bit n	Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID				С	ВААААА
Rese	Reset 0xFFFFFFF			1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.31.6.19 PSEL.MOSI

Address offset: 0x510

Pin select for MOSI signal



Bit n	umber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID		С	ВАААА		
Rese	et OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.31.6.20 PSEL.CSN

Address offset: 0x514

Pin select for CSN signal

Bit n	Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID				С	ВААААА
Rese	Reset 0xFFFFFFF			1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.31.6.21 PSELSCK (Deprecated)

Address offset: 0x508

Pin select for SCK

Bit n	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 10	6 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A A A A A A A A A A A	
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
А	RW	PSELSCK		[031] Pin number configurat	ion for SPI SCK signal
			Disconnected	0xFFFFFFF Disconnect	

7.31.6.22 PSELMISO (Deprecated)

Address offset: 0x50C

Pin select for MISO

A	RW	PSELMISO	[031]	Pin number configuration for SPI MISO signal
ID				Description
Rese	t OxFFF	FFFFF	1 1 1 1 1 1 1	
ID			АААААА	
Bit n	umber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.31.6.23 PSELMOSI (Deprecated)

Address offset: 0x510



Pin select for MOSI

Bit n	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	210
ID					A A A
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	111
ID					
А	RW	PSELMOSI		[031] Pin number configuration for SPI MOSI signal	
			Disconnected	0xFFFFFFF Disconnect	

7.31.6.24 PSELCSN (Deprecated)

Address offset: 0x514

Pin select for CSN

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ААААААА	
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PSELCSN		[031]	Pin number configuration for SPI CSN signal
			Disconnected	OxFFFFFFF	Disconnect

7.31.6.25 RXD.PTR

Address offset: 0x534

RXD data pointer

Bit number	31 30 29 28 27 26 25 24 23 22 21 2	20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID	А А А А А А А А А А А А	A A A A A A A A A A A A A A A A A A A	АА
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID R/W Field Value ID			
A RW PTR	RXD data	pointer	

See the Memory chapter for details about which memories are available for EasyDMA.

7.31.6.26 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit n	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
ID				A A A A A A A A A A A A A A A A A A A	ΑΑΑ
Reset 0x0000000				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000
ID					
A	RW	MAXCNT		[10xFFFF] Maximum number of bytes in receive buffer	

7.31.6.27 RXD.AMOUNT

Address offset: 0x53C

Number of bytes received in last granted transaction



Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15	5 14 13 12 11 10 9	876	54	3 2	2 1 0
ID				А	A A A A A A	ΑΑΑ	A A	A A	AAA
Reset 0x00000000 0			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0	000	0 0	0 0	000
ID									
A	R	AMOUNT	[10xFFFF]	Number of bytes received i	in the last granted	d transact	ion		

7.31.6.28 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID	Value	Description
A RW LIST		List type
Disabled	0	Disable EasyDMA list
ArrayList	1	Use array list

7.31.6.29 RXDPTR (Deprecated)

Address offset: 0x534

RXD data pointer

Bit n	umber			31	30	29	282	27 2	62	25 2	42	3 2	2 22	1 20) 19	18	17	16	15	14	13	12	11 :	10	9	8	7	6	5 4	43	2	1	0
ID				А	А	A	А	A A	4 4	Α,	4	A A	A	A	А	А	А	А	А	A	А	A	A	A	A	A	A	A	A	4 A	A	Α	А
Reset 0x00000000				0	0	0	0	0 0) (0 () () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0
ID																																	
A	RW	RXDPTR									R	XD	dat	ta p	oin	ter																	

See the Memory chapter for details about which memories are available for EasyDMA.

7.31.6.30 MAXRX (Deprecated)

Address offset: 0x538

Maximum number of bytes in receive buffer

A R	w	MAXRX	[10xFFFF]	Maximum number of bytes in receive buffer
ID R				
Reset 0)x0000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit num	nber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.31.6.31 AMOUNTRX (Deprecated)

Address offset: 0x53C

Number of bytes received in last granted transaction



Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 1	14 13 12 11 10 9 8 7 6 5 4	3210
ID					A	A A A A A A A A A A	
Reset 0x0000000				0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0000
ID							
А	R	AMOUNTRX		[10xFFFF]	Number of bytes received in	n the last granted transaction	

7.31.6.32 TXD.PTR

Address offset: 0x544

TXD data pointer

Bit n	umber			313	30 2	9 28	3 27	26	25	24	23	22	21	20	19 1	18 1	71	6 15	5 14	13	12	11 1	09	8	7	6	5	4	3 2	1	0
ID				A	A A	AA	A	А	A	А	А	А	А	А	A	A A	A A	A A	A	А	А	A A	A A	A	А	А	А	А	A A	A	А
Reset 0x00000000				0	0 0	0 (0	0	0	0	0	0	0	0	0	0 0) (0 0	0	0	0	0 0	0 (0	0	0	0	0	0 0	0	0
ID																															
Α	RW	PTR									ТΧ	D d	ata	ро	inte	er															

See the Memory chapter for details about which memories are available for EasyDMA.

7.31.6.33 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

A [RW	MAXCNT	[10xFFFF]	Maximum number of bytes in transmit buffer
ID F				
Reset 0	Dx0000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit num	nber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.31.6.34 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transmitted in last granted transaction

		AMOUNT	[10xFFFF]	Number of bytes transmitted in last granted transaction
ID				
Rese	et 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.31.6.35 TXD.LIST

Address offset: 0x550

EasyDMA list type



Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A
Reset 0x0000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			
A RW LIST			List type
	Disabled	0	Disable EasyDMA list
	ArrayList		Use array list

7.31.6.36 TXDPTR (Deprecated)

Address offset: 0x544

TXD data pointer

Bit nu	Imber		31	30	29 :	28 2	7 26	5 2 5	524	23	22	21	20 3	19 1	8 1	7 16	5 15	14	13 :	121	.1 1) 9	8	7	6	5	4	3 2	2 1	1 0
ID			А	А	А	A	A A	A	Α	A	А	А	А	A	A Α	A	А	А	A	A	Α Δ	A	A	А	А	А	А	A	A A	A A
Reset	0x000	00000	0	0	0	0 (0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 () (0 0
ID																														
А	RW	TXDPTR								ТΧ	D d	ata	poi	inte	r															

See the Memory chapter for details about which memories are available for EasyDMA.

7.31.6.37 MAXTX (Deprecated)

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	3210
ID			A A A A A A A A A A A A A A A A A A A	АААА
Rese	et 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000
ID				
A	RW	ΜΑΧΤΧ	[10xFFFF] Maximum number of bytes in transmit buffer	

7.31.6.38 AMOUNTTX (Deprecated)

Address offset: 0x54C

Number of bytes transmitted in last granted transaction

ID A	R/W	Field AMOUNTTX	Value ID	Value [10xFFFF]	Description Number of bytes transi	mitted in	lact gran	tod tr	2002	oction			
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	000	000	0 0	0 0	0	0 0	0 0) 0 0
ID						ΑΑΑ	AAA	AA	A A	A	A A	A A	A A A
Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16	5 15 14 13	3 12 11 1	98	37	6 !	54	3 2	2 1 0

7.31.6.39 CONFIG

Address offset: 0x554

Configuration register



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	RW	ORDER			Bit order
			MsbFirst	0	Most significant bit shifted out first
			LsbFirst	1	Least significant bit shifted out first
В	RW	СРНА			Serial clock (SCK) phase
			Leading	0	Sample on leading edge of clock, shift serial data on trailing
					edge
			Trailing	1	Sample on trailing edge of clock, shift serial data on leading
					edge
С	RW	CPOL			Serial clock (SCK) polarity
			ActiveHigh	0	Active high
			ActiveLow	1	Active low

7.31.6.40 DEF

Address offset: 0x55C

Default character. Character clocked out in case of an ignored transaction.

Bit r	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A
Rese	et 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А	RW	DEF		Default character. Character clocked out in case of an
				ignored transaction.

7.31.6.41 ORC

Address offset: 0x5C0

Over-read character

Bit n	umber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A
Rese	et 0x000	00000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А	RW	ORC		Over-read character. Character clocked out after an over-
				read of the transmit buffer.

7.31.7 Electrical specification

7.31.7.1 SPIS slave interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPIS}	Bit rates for SPIS ²³			8 ²⁴	Mbps
t _{SPIS,START}	Time from RELEASE task to receive/transmit (CSN active)				μs

²³ High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

 ²⁴ The actual maximum data rate depends on the master's CLK to MISO and MOSI setup and hold timings.



Symbol	Description		Min.	Тур.	Max.	Units
t _{SPIS,CSCKIN}	SCK input period		125			ns
t _{SPIS,RFSCKIN}	SCK input rise/fall time				30	ns
t _{SPIS,WHSCKIN}	SCK input high time		30			ns
t _{SPIS,WLSCKIN}	SCK input low time		30			ns
t _{SPIS,SUCSN}	CSN to CLK setup time		1000 ²⁵			ns
t _{SPIS,HCSN}	CLK to CSN hold time		1000			ns
t _{SPIS,ASA}	CSN to MISO driven				68	ns
t _{SPIS,ASO}	CSN to MISO valid ²⁶		1000			ns
t _{SPIS,DISSO}	CSN to MISO disabled ²⁶				68	ns
t _{SPIS,CWH}	CSN inactive time		300			ns
t _{SPIS,VSO}	CLK edge to MISO valid				31	ns
t _{SPIS,HSO}	MISO hold time after CLK edge		13			ns
t _{SPIS,SUSI}	MOSI to CLK edge setup time		19			ns
t _{SPIS,HSI}	CLK edge to MOSI hold time		10			ns
CSN (in)						
CPOL=0		t _{сsскім}		t _H	CSN ─	→ <t<sub>CWH></t<sub>

t_{HSO}

t_{RSCKIN}

t_{FSCKIN}

LSb

LSb

t_{HSO} |

t_{DISSO}

 \rightarrow

7.31.7.2 Serial Peripheral Interface Slave (SPIS) timing specifications

twhsckin

twlsckin

MSb

MSb

–t_{HSI}–►

t_{vso}




Figure 203: SPIS timing diagram



SCK (in)

CPHA=0

CPOL=1 CPHA=0

MISO (out)

MOSI (in)

-t_{ASO}

t_{susi} -

<t_{ASA}≁

²⁵ ²⁵ Excluding any start-up delay for the high frequency clock in low power mode.
 ²⁶ At 25pF load, including GPIO capacitance, see GPIO spec.




Figure 204: Common SPIM and SPIS timing diagram

7.32 SPU — System protection unit

SPU is the central point in the system to control access to memories, peripherals and other resources.

The main features of SPU are the following:

- Arm TrustZone support, allowing definition of secure, non-secure and non-secure callable memory regions
- Extended Arm TrustZone, protecting memory regions and peripherals from non-CPU devices like EasyDMA transfer
- Pin access protection, preventing non-secure code and peripherals from accessing secure pin resources
- DPPI access protection, realized by preventing non-secure code and peripherals to publish from or subscribe to secured DPPI channels
- External domain access protection, controlling access rights from other MCUs

7.32.1 General concepts

SPU provides a register interface to control the various internal logic blocks that monitor access to memory-mapped slave devices (RAM, flash, peripherals, etc) and other resources (device pins, DPPI channels, etc).

For memory-mapped devices like RAM, flash, and peripherals, the internal logic checks the address and attributes (e.g. read, write, execute, secure) of the incoming transfer to block it if necessary. A secure resource can be accessed by a given master based on the following factors:

- *CPU-type master* By the security state of the CPU and the security state reported by SPU, for the address in the bus transfer.
- Non-CPU master By the security attribute of the master that initiates the transfer, defined by a SPU register.

The Simplified view of SPU protection on page 586 shows a simplified view of the SPU registers controlling several internal modules.






Figure 205: Simplified view of SPU protection

The protection logic implements a read-as-zero/write-ignore (RAZ/WI) policy where the following are true:

- A blocked read operation will always return a zero value on the bus, preventing information leak.
- A write operation to a forbidden region or peripheral will be ignored.

An error is reported through dedicated error signals. For security state violations from an M33 master this will be a SecureFault exception, for other violations this will be an SPU event. The SPU event can be configured to generate an interrupt towards the CPU.

Other resources like pins and DPPI channels are protected by comparing the security attributes of the protected resource with the security attribute of the peripheral that wants to access it. SPU is the only place where those security attributes can be configured.

7.32.1.1 Special considerations for Arm TrustZone for Cortex-M enabled system

SPU also controls custom logic for an Arm TrustZone for Cortex-M enabled CPU.

Custom logic is shown as the implementation defined attribution unit (IDAU) in figure Simplified view of SPU protection on page 586. Full support is provided for the following:

- Arm TrustZone for Cortex-M related instructions, like test target (TT) for reporting the security attributes of a region
- Non-secure callable (NSC) regions, to implement secure entry points from non-secure code

SPU provides the necessary registers to configure the security attributes for memory regions and peripherals. However, as a requirement to use SPU, the secure attribution unit (SAU) needs to be disabled and all memory set as non-secure in the Arm core. This will allow SPU to control the IDAU and set the security attribution of all addresses as originally intended.

7.32.2 Flash access control

The flash memory space is divided into 64 regions of 16 KiB, each with configurable permissions settings.

For each region, the following types of permissions can be configured:

Read

Allows data read access to the region. The code fetch from this region is not controlled by the read permission but by the execute permission described below.



Write

Allows write or page erase access to the region.

Execute

Allows code fetch from this region, even if data read is disabled.


Secure

Allows only bus accesses with the security attribute set to access the region.

Permissions can be set independently. For example, it is possible to configure a flash region to be accessible only through secure transfer, being read-only (no write allowed) and non-executable (no code fetch allowed). For each region, permissions can be set and then locked by using the FLASHREGION[n].PERM.LOCK bit, to prevent subsequent modifications.

The debugger can step through execute-protected memory regions.

The following figure shows the N=64 flash regions, each of size 16 KiB.



Flash address space

Figure 206: Flash memory regions

7.32.2.1 Non-secure callable (NSC) region definition in flash

SPU provides support for the definition of non-secure callable (NSC) sub-regions to allow non-secure to secure function calls.

A non-secure callable sub-region can only exist within an existing secure region and its definition is done using the following registers:



- FLASHNSC[n].REGION, used to select the secure region that will contain the NSC sub-region
- FLASHNSC[n].SIZE, used to define the size of the NSC sub-region within the secure region

The NSC sub-region will be defined starting with the highest address in that region and descending. The following figure illustrates the NSC sub-regions and the registers used for their definition.




Figure 207: Non-secure callable region definition in the flash memory space

The NSC sub-region will only be defined when the following are true:

- FLASHNSC[i].SIZE value is non zero
- FLASHNSC[i].REGION defines a secure region

If FLASHNSC[i].REGION and FLASHNSCj].REGION have the same value, there is only one sub-region defined as NSC, with the size given by the maximum of FLASHNSC[i].SIZE and FLASHNSC[j].SIZE.

If FLASHNSC[i].REGION defines a non-secure region, then there is no non-secure callable region defined and the selected region stays non-secure.

7.32.2.2 Flash access error reporting

SPU and the logic controlled by it will respond with a certain behavior once an access violation is detected.

The following actions will happen once the logic controlled by SPU detects an access violation on one of the flash ports:

- The faulty transfer will be blocked.
- In case of a read transfer, the bus will be driven to zero.
- If supported by the master, feedback will be sent to the master through specific bus error signals. At the same time, SPU will receive an event that can optionally trigger a CPU interrupt.
- A SecureFault exception will be triggered if a security violation is detected for access from the CPU.
- A BusFault exception will be triggered when a read/write/execute protection violation is detected from the CPU.
- The FLASHACCERR event will be triggered if any access violations are detected for all master types except for the CPU security violation.



The following table summarizes the SPU behavior based on the type of initiator and access violation.

Master type	Security violation	Read/Write/Execute protection violation
Arm Cortex-M33	SecureFault exception	BusFault exception, FLASHACCERR event
EasyDMA	RAZ/WI, FLASHACCERR event	RAZ/WI, FLASHACCERR event
Other masters	RAZ/WI, FLASHACCERR event	RAZ/WI, FLASHACCERR event

Table 153: Error reporting for flash access errors

For the Arm Cortex-M33 master, the SecureFault exception will take precedence over the BusFault exception if a security violation occurs simultaneously with another type of violation.

7.32.2.3 UICR and FICR protections

The user information configuration registers (UICR) and factory information configuration registers (FICR) are always considered as secure. FICR registers are read-only. UICR registers can be read and written by secure code only.

Writing new values to user information configuration registers must follow the procedure described in NVMC — Non-volatile memory controller on page 330. Code execution from FICR and UICR address spaces will always be reported as an access violation except during a debug session.

7.32.3 RAM access control

The RAM memory space is divided into 64 regions of 8 KiB, each with configurable permissions settings.

For each region, the following types of permissions can be configured:

Read

Allows data read access to the region. Code fetch from this region is not controlled by the read permission but by the execute permission described below.

Write

Allows write access to the region.

Execute

Allows code fetch from this region.

Secure

Allows only bus accesses with the security attribute set to access the region.

Permissions can be set independently. For example, it is possible to configure a RAM region to be accessible only through secure transfer, being read-only (no write allowed) and non-executable (no code fetch allowed). For each region, permissions can be set and then locked to prevent subsequent modifications by using the RAMREGION[n].PERM.LOCK bit.

The following figure shows the RAM memory space divided into N=64 regions, each of 8 KiB.






Figure 208: RAM memory regions

7.32.3.1 Non-secure callable (NSC) region definition in RAM

SPU provides support for the definition of non-secure callable (NSC) sub-regions to allow non-secure to secure function calls.

A non-secure callable sub-region can only exist within an existing secure region. It is defined by the following registers:

- RAMNSC[n].REGION, used to select the secure region that will contain the NSC sub-region
- RAMNSC[n].SIZE, used to define the size of the NSC sub-region within the secure region

The NSC sub-region will be defined starting with the highest address in that region and descending. The following figure shows the NSC sub-regions and the registers used for their definition.






Figure 209: Non-secure callable region definition in the RAM memory space

The NSC sub-region will only be defined when the following are true:

- RAMNSC[*i*].SIZE value is non zero
- RAMNSC[i].REGION defines a secure region

If RAMNSC[*i*].REGION and RAMNSC[*j*].REGION have the same value, there is only one sub-region defined as NSC, with the size given by the maximum of RAMNSC[*i*].SIZE and RAMNSC[*j*].SIZE.

If RAMNSC[*i*].REGION defines a non-secure region, then there is no non-secure callable region defined and the selected region stays non-secure.

7.32.3.2 RAM access error reporting

SPU and the logic it controls will respond with a certain behavior once an access violation is detected.

The following actions will happen once the logic controlled by the SPU detects an access violation on one of the RAM ports:

- The faulty transfer will be blocked.
- In case of a read transfer, the bus will be driven to zero.
- If supported by the master, feedback will be sent to the master through specific bus error signals.
- A SecureFault exception will be triggered if security violation is detected for access from Arm Cortex-M33
- A BusFault exception will be triggered when read/write/execute protection violation is detected for Arm Cortex-M33. The SPU will also generate an event that can optionally trigger an interrupt towards the CPU.
- The RAMACCERR event will be triggered if any access violations are detected for all master types but for Arm Cortex-M33 security violation

The following table summarizes the SPU behavior based on the type of initiator and access violation.



Master type	Security violation	Read/Write/Execute protection violation
Arm Cortex-M33	SecureFault exception	BusFault exception, RAMACCERR event
EasyDMA	RAZ/WI, RAMACCERR event	RAZ/WI, RAMACCERR event
Other masters	RAZ/WI, RAMACCERR event	RAZ/WI, RAMACCERR event

Table 154: Error reporting for RAM access errors

For the Arm Cortex-M33 master, the SecureFault exception will take precedence over the BusFault exception if a security violation occurs simultaneously with another type of violation.

7.32.4 Peripheral access control

Access controls are defined by the characteristics of the peripheral.

Peripherals can have their security attribute set as one of the following:

Always secure

For a peripheral related to system control.

Always non-secure

For some general-purpose peripherals.

Configurable

For general-purpose peripherals that may be configured for secure only access.

The full list of peripherals and their corresponding security attributes can be found in Memory on page 18. For each peripheral with ID n, PERIPHID[n]. PERM will show whether the security attribute for this peripheral is configurable or not.

If not hardcoded, the security attribute can configured using the PERIPHID[*id*].PERM.

At reset, all user-selectable and split security peripherals are set to be secure with secure DMA where present.

Secure code can access both secure peripherals and non-secure peripherals.

7.32.4.1 Peripherals with split security

Peripherals with split security are defined to handle use-cases when both secure and non-secure code needs to control the same resource.

When peripherals with split security have their security attribute set to non-secure, access to specific registers and bitfields within some registers is dependent on the security attribute of the bus transfer. For example, some registers will not be accessible for a non-secure transfer.

When peripherals with split security have their security attribute set to secure, then only secure transfers can access their registers.

See Peripherals on page 146 for an overview of split security peripherals. Respective peripheral chapters explain the specific security behavior of each peripheral.

7.32.4.2 Peripheral address mapping

Peripherals that have non-secure security mapping have their address starting with 0x4XXXXXXX. Peripherals that have secure security mapping have their address starting with 0x5XXXXXXX.

Peripherals with a user-selectable security mapping are available at an address starting with the following:

- 0x4XXXXXXX, if the peripheral security attribute is set to non-secure
- 0x5XXXXXXX, if the peripheral security attribute is set to secure



Note:

Access to a secure peripheral using the 0x4XXXXXX address range will result in bus error, regardless if the CPU is executing secure or non-secure code.

Similarly, a CPU running secure code attempting to access a non-secure peripheral using the 0x5XXXXXX address range will result in bus error.

Peripherals with a split security mapping are available at an address starting with the following:

- Ox4XXXXXXX for non-secure access and Ox5XXXXXX for secure access, if the peripheral security attribute is set to non-secure
 - Secure registers in the 0x4XXXXXX range are not visible for secure or non-secure code, and an attempt to access such a register will result in write-ignore, read-as-zero behavior
 - Secure code can access both non-secure and secure registers in the 0x5XXXXXXX range
- 0x5XXXXXXX, if the peripheral security attribute is set to secure

Any attempt to access the 0x50000000 to 0x5FFFFFF address range from non-secure code will be ignored and generate a SecureFault exception.

The following table contains the address mapping for the three peripheral types in each configuration.

Security-features and configuration	Mapped at 0x4XXXXXX?	Mapped at 0x5XXXXXX?
Secure peripheral	No	Yes
Non-secure peripheral	Yes	No
Split-security peripheral, with attribute=secure	No	Yes
Split-security peripheral, with attribute=non-secure	Yes, restricted functionality	Yes

Table 155: Peripheral's address mapping in relation to its security-features and configuration

7.32.4.3 Special considerations for peripherals with DMA master

Peripherals containing a DMA master can be configured so the security attribute of the DMA transfers is different from the security attribute of the peripheral itself. This allows a secure peripheral to do non-secure data transfers to or from the system memories.

The following conditions must be met:

- The DMA field of PERIPHID[n].PERM.SECURITYMAPPING should read as "SeparateAttribute"
- The peripheral itself should be secure (PERIPHID[n].PERM.SECATTR == 1)

Then it is possible to select the security attribute of the DMA transfers using the field DMASEC (PERIPHID[n].PERM.DMASEC == Secure and PERIPHID[n].PERM.DMASEC == NonSecure) in PERIPHID[n].PERM.

7.32.4.4 Peripheral access error reporting

Peripherals send error reports once access violation is detected.

The following actions will happen if the logic controlled by the SPU detects an access violation on one of the peripherals:

- The faulty transfer will be blocked.
- In case of a read transfer, the bus will be driven to zero.
- If supported by the master, feedback is sent to the master through specific bus error signals. If the master is a processor supporting Arm TrustZone for Cortex-M, a SecureFault exception will be generated for security related errors.
- The PERIPHACCERR event will be triggered.



7.32.5 Pin access control

Access to device pins can be controlled by SPU. A pin can be declared as secure so that only secure peripherals or secure code can access it. Pins declared as non-secure can be accessed by both secure and non-secure peripherals or code.

The security attribute of each pin can be individually configured in SPU's GPIOPORT[n].PERM register. When the secure attribute is set for a pin, only peripherals that have the secure attribute set will be able to read the value of the pin or change it.

Peripherals can select the pins they need access to through their PSEL registers. If a peripheral has its attribute set to non-secure, but one of its PSEL registers selects a pin with the attribute set to secure, the SPU controlled logic will ensure that the pin selection is not propagated. In addition, the pin value will always be read as zero, to prevent a non-secure peripheral from obtaining a value from a secure pin. Access to other pins with attribute set as non-secure will not be blocked.

Pins can be assigned to other domains than the application domain by changing the MCUSEL value in the GPIO PIN_CNF[n] register. Domains that do not have a pin assigned to them cannot control a pin or read its status. Any pin configuration set in a domain that doesn't have ownership of that pin will not take effect until the MCUSEL is updated to assign that pin to the domain. Within each domain, pin access is controlled by that domain's local security configuration and peripheral PSEL registers. This is illustrated in the following figure:

The SPU setting will still count when the APP domain accesses its local GPIO peripheral, as local registers are still writable even though MCUSEL is set to a different domain. Any changes in the APP GPIO peripheral done to a GPIO controlled by another domain will not affect the GPIO pad until MCUSEL is changed to APP.




Figure 210: Pin access for domains other than the application domain

7.32.6 DPPI access control


Access to DPPI channels can be restricted. A channel can be declared as secure so that only secure peripherals can access it.

The security attribute of a DPPI channel is configured in DPPI[n].PERM (n=0..0) on page 604. When the secure attribute is set for a channel, only peripherals that have the secure attribute set will be able to publish events to this channel or subscribe to this channel to receive tasks.

The DPPI controller peripheral (DPPIC) is a split security peripheral, i.e., its security behavior depends on the security attributes of both the DPPIC and the accessing party. See Special considerations regarding the DPPIC configuration registers on page 595 for more information about the DPPIC security behavior.

If a non-secure peripheral wants to publish an event on a secure DPPI channel, the channel will ignore the event. If a non-secure peripheral subscribes to a secure DPPI channel, it will not receive any events from





this channel. The following figure illustrates the principle of operation of the security logic for a subscribed channel:

Figure 211: Subscribed channel security concept

No error reporting mechanism is associated with the DPPI access control logic.

7.32.6.1 Special considerations regarding the DPPIC configuration registers

DPPI channels can be enabled, disabled and grouped through the DPPI controller (DPPIC). The DPPIC is a split-security peripheral, and handles both secure and non-secure accesses.

A non-secure peripheral access will only be able to configure and control DPPI channels defined as non-secure in SPU's DPPI[n].PERM register(s). A secure peripheral access can control all DPPI channels, independently of the configuration in the DPPI[n].PERM register(s).

The DPPIC allows the creation of group of channels to be able to enable or disable all channels within a group simultaneously. The security attribute of a group of channels (secure or non-secure) is defined as follows:

- If all channels (enabled or not) in the group are non-secure, then the group is considered non-secure
- If at least one of the channels (enabled or not) in the group is secure, then the group is considered secure

A non-secure access to a DPPIC register, or a bitfield controlling a channel marked as secure in DPPI[n].PERM register(s), will be ignored:

- Write accesses will have no effect
- Read will always return a zero value

No exceptions are thrown when a non-secure access targets a register or bitfield controlling a secure channel. For example, if the bit *i* is set in the DPPI[n].PERM register (declaring the DPPI channel *i* as secure), then:

• Non-secure write accesses to registers CHEN, CHENSET and CHENCLR will not be able to write to bit *i* of those registers



- Non-secure write accesses to registers TASK_CHG[j].EN and TASK_CHG[j].DIS will be ignored if the channel group j contains at least one channel defined as secure (it can be the channel i itself or any channel declared as secured)
- Non-secure read accesses to registers CHEN, CHENSET and CHENCLR will always read zero for the bit at position *i*

For the channel configuration registers (DPPIC.CHG[n]), access from non-secure code is only possible if the included channels are all non-secure, whether the channels are enabled or not. If a DPPIC.CHG[g] register included one or more secure channels, then the group g is considered as secure and only a secure transfer can read or write DPPIC.CHG[g]. A non-secure write will be ignored and a non-secure read will return zero.

The DPPIC can subscribe to secure or non-secure channels through SUBSCRIBE_CHG[n] registers in order to trigger task for enabling or disabling groups of channels. But an event from a non-secure channel will be ignored if the group subscribing to this channel is secure. An event from a secure channel can trigger both secure and non-secure tasks.

7.32.7 External domain access control

Other domains with their own CPUs can access peripherals, flash and RAM memories. The SPU allows controlling accesses from those bus masters.

The external domains can access application MCU memories and peripherals. External domains are assigned security attributes as described in register EXTDOMAIN[n].PERM.

Domain	Capability register	Permission register
Network MCU	EXTDOMAIN[n].PERM (n=00) on page 603, SECUREMAPPING field	EXTDOMAIN[n].PERM (n=00) on page 603, SECATTR field

Table 156: Register mapping for external domains

The figure below illustrates how the security control units are used to assign security attributes to transfers initiated by the external domains:






Figure 212: Access control from external domains

7.32.8 Arm TrustZone for Cortex-M ID allocation

Flash and RAM regions, as well as non-secure and secure peripherals, are assigned unique Arm TrustZone IDs.

The Arm TrustZone ID should not be mistaken for the peripheral ID used to identify peripherals.

The following table lists the Arm TrustZone ID allocation.



Regions	Arm TrustZone Cortex-M ID
Flash regions 063	063
RAM regions 063	64127
UICR	252
FICR	252
CACHEDATA	252
CACHEINFO	252
Non-secure peripherals	253
Secure peripherals	254

Table 157: Arm TrustZone ID allocation

7.32.9 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50003000 APPLICATION	SPU	SPU	S	NA	System protection unit	

Table 158: Instances

Register	Offset	Security	Description	
EVENTS_RAMACCERR	0x100		A security violation has been detected for the RAM memory space	
EVENTS_FLASHACCERR	0x104		A security violation has been detected for the flash memory space	
EVENTS_PERIPHACCERR	0x108		A security violation has been detected on one or several peripherals	
PUBLISH_RAMACCERR	0x180		Publish configuration for event RAMACCERR	
PUBLISH_FLASHACCERR	0x184		Publish configuration for event FLASHACCERR	
PUBLISH_PERIPHACCERR	0x188		Publish configuration for event PERIPHACCERR	
INTEN	0x300		Enable or disable interrupt	
INTENSET	0x304		Enable interrupt	
INTENCLR	0x308		Disable interrupt	
CAP	0x400		Show implemented features for the current device	
CPULOCK	0x404		Configure bits to lock down CPU features at runtime	
EXTDOMAIN[n].PERM	0x440		Access for bus access generated from the external domain n	
			List capabilities of the external domain n	
DPPI[n].PERM	0x480		Select between secure and non-secure attribute for the DPPI channels	
DPPI[n].LOCK	0x484		Prevent further modification of the corresponding PERM register	
GPIOPORT[n].PERM	0x4C0		Select between secure and non-secure attribute for pins 0 to 31 of port n	Retaine
GPIOPORT[n].LOCK	0x4C4		Prevent further modification of the corresponding PERM register	
FLASHNSC[n].REGION	0x500		Define which flash region can contain the non-secure callable (NSC) region n	
FLASHNSC[n].SIZE	0x504		Define the size of the non-secure callable (NSC) region n	
RAMNSC[n].REGION	0x540		Define which RAM region can contain the non-secure callable (NSC) region n	
RAMNSC[n].SIZE	0x544		Define the size of the non-secure callable (NSC) region n	
FLASHREGION[n].PERM	0x600		Access permissions for flash region n	
RAMREGION[n].PERM	0x700		Access permissions for RAM region n	
PERIPHID[n].PERM	0x800		List capabilities and access permissions for the peripheral with ID n	

Table 159: Register overview



7.32.9.1 EVENTS_RAMACCERR

Address offset: 0x100

A security violation has been detected for the RAM memory space

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А		
Reset	Reset 0x00000000		0 0 0 0 0 0 0		
ID					Description
А	RW	EVENTS_RAMACCERR			A security violation has been detected for the RAM
					memory space
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.32.9.2 EVENTS_FLASHACCERR

Address offset: 0x104

A security violation has been detected for the flash memory space

O O O O O O O O O O O O O O O O O O O	0000000000000000000
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ITS_FLASHACCERR A security violation has	s been detected for the flash
memory space	
NotGenerated 0 Event not generated	
Generated 1 Event generated	
NotGenerated 0 Event not generated	

7.32.9.3 EVENTS_PERIPHACCERR

Address offset: 0x108

A security violation has been detected on one or several peripherals

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		
ID				A	
Rese	Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					
A	RW	EVENTS_PERIPHACCER	R		A security violation has been detected on one or several
					peripherals
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.32.9.4 PUBLISH_RAMACCERR

Address offset: 0x180

Publish configuration for event RAMACCERR



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event RAMACCERR will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.32.9.5 PUBLISH_FLASHACCERR

Address offset: 0x184

Publish configuration for event FLASHACCERR

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event FLASHACCERR will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.32.9.6 PUBLISH_PERIPHACCERR

Address offset: 0x188

Publish configuration for event PERIPHACCERR

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event PERIPHACCERR will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.32.9.7 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	RAMACCERR			Enable or disable interrupt for event RAMACCERR
			Disabled	0	D: 11
			Disableu	0	Disable
			Enabled	1	Enable



Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Reset 0x00000000				0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	PERIPHACCERR			Enable or disable interrupt for event PERIPHACCERR
			Disabled	0	Disable
			Enabled	1	Enable

7.32.9.8 INTENSET

Address	offset:	0x304
---------	---------	-------

Enable interrupt

nber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
				C B A
x0000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
				Description
w	RAMACCERR			Write '1' to enable interrupt for event RAMACCERR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
W	FLASHACCERR			Write '1' to enable interrupt for event FLASHACCERR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
W	PERIPHACCERR			Write '1' to enable interrupt for event PERIPHACCERR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
2 2 2	x0000 //w w/	x00000000 /W Field W RAMACCERR W FLASHACCERR	x0000000 /W Field Value ID W Field Set Disabled Enabled W FLASHACCERR Set Disabled Enabled W FLASHACCERR Set Disabled Enabled W PERIPHACCERR Set Disabled Enabled Enabled Enabled	KODODODOO I

7.32.9.9 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	RAMACCERR			Write '1' to disable interrupt for event RAMACCERR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	FLASHACCERR			Write '1' to disable interrupt for event FLASHACCERR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	PERIPHACCERR			Write '1' to disable interrupt for event PERIPHACCERR



Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		СВА
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		
Clear	1	Disable
Disabled	0	Read: Disabled

7.32.9.10 CAP

Address offset: 0x400

Show implemented features for the current device

Bit number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x0000001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
A R TZM			Show Arm TrustZone status
	NotAvailable	0	Arm TrustZone support not available
	Enabled	1	Arm TrustZone support is available

7.32.9.11 CPULOCK

Address offset: 0x404

Configure bits to lock down CPU features at runtime

Write '1' to any position to set the corresponding lock bit, which will remain set until the next reset

Any '0' writes to this register will be ignored

Bit n	umber			313	0 2	29 2	8 27	26	25	24	23	22	21 2	20 1	.9 1	8 1	71	61	.5 1	41	3 12	2 1 1	10	9	87	' 6	5	4	3	2	1	0
ID																												E	D	С	В	А
Rese	et 0x000	00000		0 (0 (0 (0 0	0	0	0	0	0	0	0	0 0)	0 0) (0 0) () (0	0	0	0 0) ()	0	0	0	0	0	0
А	RW	LOCKSVTAIRCR									Wr	rite	'1' t	o p	rev	en	t up	da	ting	g th	ie si	ecui	e in	teri	upt							
											со	nfig	gura	tior	n un	ntil	the	ne	ext i	res	et											
											w	hen	set	to	'1',	th	s lo	ck	bit	pre	ever	nts c	han	ges	to:							
											•	Т	he S	Sec	ure	ve	cto	r ta	able	ba	ise a	add	ress									
											•	F	land	dlin	g of	f Se	ecur	re i	nte	rru	pt p	orio	ity									
											•	E	BusF	aul	т, Н	are	dFau	ult,	, an	d١	IMI	sec	urity	/ tai	rget							
			Locked	1							Dis	sabl	les v	vrit	es t	:01	he'	VТ	OR_	_S,	AIR	CR.I	RIS	, an	d							
											AIF	RCR	.BFI	HFN	IMI	NS	reg	gist	ers													
			Unlocked	0							Th	ese	reg	iste	ers o	car	be	up	odat	ed												
В	RW	LOCKNSVTOR									Wr	rite	'1' t	o p	rev	en	t up	da	iting	g th	ie n	on-s	secu	re ۱	/ect	or t	ab	le				
											ba	se a	addr	ess	un	til	the	ne	xt r	ese	et											
											w	hen	set	to	'1',	th	s lo	ck	bit	pre	ever	nts c	han	ges	to	the						
											No	on-s	ecu	re i	nte	rru	pt v	/ec	tor	tał	ole ł	base	ad	dres	ss re	gis	ter					
											VT	OR_	_NS																			
			Locked	1							Th	e a	ddre	ess	of t	he	nor	1-s	ecu	re	vect	tor t	able	e is	lock	ed						
			Unlocked	0							Th	e a	ddre	ess	of t	he	nor	1-s	ecu	re	vect	tor t	able	e ca	n be	e up	oda	ted				



					
	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ЕДСВА
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W	Field	Value ID	Value	Description
С	RW	LOCKSMPU			Write '1' to prevent updating the secure MPU regions until
					the next reset
					When set to '1', this lock bit prevents changes to
					programmed Secure MPU memory regions and all writes
					to the registers are ignored
			Locked	1	Disables writes to the MPU_CTRL, MPU_RNR, MPU_RBAR,
					MPU_RLAR, MPU_RBAR_An and MPU_RLAR_An from
					software or from a debug agent connected to the
					processor in Secure state
			Unlocked	0	These registers can be updated
D	RW	LOCKNSMPU			Write '1' to prevent updating the Non-secure MPU regions
					until the next reset
					When set to '1', this lock bit prevents changes to
					programmed Non-secure MPU memory regions already
					programmed. All writes to the registers are ignored.
			Locked	1	Disables writes to the MPU_CTRL_NS, MPU_RNR_NS,
					MPU_RBAR_NS, MPU_RLAR_NS, MPU_RBAR_A_NSn and
					MPU_RLAR_A_NSn from software or from a debug agent
					connected to the processor
			Unlocked	0	These registers can be updated
E	RW	LOCKSAU			Write '1' to prevent updating the secure SAU regions until
					the next reset
					When set to '1', this lock bit prevents changes to Secure
					SAU memory regions already programmed. All writes to
					the registers are ignored.
			Locked	1	Disables writes to the SAU_CTRL, SAU_RNR, SAU_RBAR
					and SAU_RLAR registers from software or from a debug
					agent connected to the processor
			Unlocked	0	These registers can be updated

7.32.9.12 EXTDOMAIN[n].PERM (n=0..0)

Address offset: $0x440 + (n \times 0x4)$

Access for bus access generated from the external domain n

List capabilities of the external domain n



Bit r	number			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID					С В А
Res	et 0x000	00002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	R	SECUREMAPPING			Define configuration capabilities for TrustZone Cortex-M
					secure attribute
					This does not affect DPPI in the external domain
			NonSecure	0	The bus access from this external domain always have the
					non-secure attribute set
			Secure	1	The bus access from this external domain always have the
					secure attribute set
			UserSelectable	2	Non-secure or secure attribute for bus access from this
					domain is defined by the EXTDOMAIN[n].PERM register
В	RW	SECATTR			Peripheral security mapping
					This bit has effect only if
					EXTDOMAIN[n].PERM.SECUREMAPPING reads as
					UserSelectable
			NonSecure	0	Bus accesses from this domain have the non-secure
					attribute set
			Secure	1	Bus accesses from this domain have secure attribute set
С	RW	LOCK			
			Unlocked	0	This register can be updated
			Locked	1	The content of this register can't be changed until the next
					reset

7.32.9.13 DPPI[n].PERM (n=0..0)

Address offset: 0x480 + (n × 0x8)

Select between secure and non-secure attribute for the DPPI channels

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
ID	fedcbaZY	YXWVUTSRQPONMLKJIHGFEDCBA							
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
ID R/W Field Value ID									
A-f RW CHANNEL[i] (i=031)		Select secure attribute							
Secure	1	Channel i has its secure attribute set							
NonSecure	0	Channel i has its non-secure attribute set							

7.32.9.14 DPPI[n].LOCK (n=0..0)

Address offset: $0x484 + (n \times 0x8)$

Prevent further modification of the corresponding PERM register

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			
A RW LOCK			
	Locked	1	DPPI[n].PERM register can't be changed until next reset
	Unlocked	0	DPPI[n].PERM register content can be changed



7.32.9.15 GPIOPORT[n].PERM (n=0..1) (Retained)

Address offset: 0x4C0 + (n × 0x8)

This register is a retained register

Select between secure and non-secure attribute for pins 0 to 31 of port n

Bit number	31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	fedcb	TZYXWVUTSRQPONMLKJIHGFEDCBA
Reset 0xFFFFFFF	1 1 1 1 1	
ID R/W Field Value ID		Description
A-f RW PIN[i] (i=031)		Select secure attribute attribute for PIN i.
Secure	1	Pin i has its secure attribute set
NonSect	ire 0	Pin i has its non-secure attribute set

7.32.9.16 GPIOPORT[n].LOCK (n=0..1)

Address offset: $0x4C4 + (n \times 0x8)$

Prevent further modification of the corresponding PERM register

Bit n	umber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	RW	LOCK			
			Locked	1	GPIOPORT[n].PERM register can't be changed until next
					reset
			Unlocked	0	GPIOPORT[n].PERM register content can be changed

7.32.9.17 FLASHNSC[n].REGION (n=0..1)

Address offset: $0x500 + (n \times 0x8)$

Define which flash region can contain the non-secure callable (NSC) region n

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ВААААА
Rese	t 0x000	00000		0 0 0 0 0 0 0	
А	RW	REGION			Region number
В	RW	LOCK			
			Unlocked	0	This register can be updated
			Locked	1	The content of this register can't be changed until the next

7.32.9.18 FLASHNSC[n].SIZE (n=0..1)

Address offset: 0x504 + (n × 0x8)

Define the size of the non-secure callable (NSC) region n



D:+	number			21.2	0.20	20.5	27.20		24		<u>م</u>	1 20	10	10	2 1 7	10	1 - 1	4.1	- 1 -	11	10.0			6	- 4		2	1	6
	numper			313	80 29	28 2	2726	525.	24.	23 22	22.	1 20	119	115	51/	10	12 1	.4 1	3 1 2	11	10 9			6	54				
ID																						E					A		
Res	et 0x000				0 0	0	0 0	0						0	0	0	0	0 0	0	0	0 0) (0	0	0 0) (0	0	0
ID	R/W	Field	Value ID	Valu	le					Desci																			
A	RW	SIZE							:	Size o	of t	the	non	1-S	ecur	e c	allat	ole (NSC	:) re	gion	n							
			Disabled	0						The r	reg	ion	n is	s n	ot de	efin	ed a	as a	non	I-se	cure	cal	labl	e reg	ion.				
									I	Norm	nal	sec	urit	ty	attri	but	es (secu	ure c	or n	on-se	ecu	re)	are					
										enfor	rce	ed.																	
			32	1						The r	reg	ion	n is	s d	efine	ed a	as no	on-s	ecu	re o	allab	le	with	size	32				
									I	bytes	S																		
			64	2						The r	reg	ion	n is	s d	efine	ed a	as no	on-s	ecu	re o	allab	le	with	size	64				
									I	bytes	S																		
			128	3					-	The r	reg	ion	n is	s d	efine	ed a	as no	on-s	ecu	re o	allab	le	with	size	128	3			
									I	bytes	S																		
			256	4						The r	reg	ion	n is	s d	efine	ed a	as no	on-s	ecu	re o	allab	le	with	size	256	5			
									I	bytes	S																		
			512	5						The r	reg	ion	n is	s d	efine	ed a	as no	on-s	ecu	re o	allab	le	with	size	512	2			
									I	bytes	S																		
			1024	6						The r	reg	gion	n is	s d	efine	ed a	as no	on-s	ecu	re o	allab	le	with	size					
										1024	l by	ytes																	
			2048	7						The r	reg	gion	n is	s d	efine	ed a	as no	on-s	ecu	re o	allab	le	with	size					
									:	2048	8 by	ytes																	
			4096	8						The r	reg	gion	n is	s d	efine	ed a	as no	on-s	ecu	re o	allab	le	with	size					
										4096	5 by	ytes																	
В	RW	LOCK																											
			Unlocked	0						This ı	reg	giste	er ca	an	be u	pd	atec	I											
			Locked	1						The c	con	nten	t of	f tł	nis re	egis	ter	can'	t be	ch	angeo	d u	ntil	the r	next				
									1	reset	t																		

7.32.9.19 RAMNSC[n].REGION (n=0..1)

Address offset: $0x540 + (n \times 0x8)$

Define which RAM region can contain the non-secure callable (NSC) region n

Bit n	umber			31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					В ААААА
Rese	et 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	RW	REGION			Region number
В	RW	LOCK			
			Unlocked	0	This register can be updated
			Locked	1	The content of this register can't be changed until the next
					reset

7.32.9.20 RAMNSC[n].SIZE (n=0..1)

Address offset: 0x544 + (n × 0x8)

Define the size of the non-secure callable (NSC) region n



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					в аааа
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	SIZE			Size of the non-secure callable (NSC) region n
			Disabled	0	The region n is not defined as a non-secure callable region.
					Normal security attributes (secure or non-secure) are
					enforced.
			32	1	The region n is defined as non-secure callable with size 32
					bytes
			64	2	The region n is defined as non-secure callable with size 64
					bytes
			128	3	The region n is defined as non-secure callable with size 128
					bytes
			256	4	The region n is defined as non-secure callable with size 256
					bytes
			512	5	The region n is defined as non-secure callable with size 512
					bytes
			1024	6	The region n is defined as non-secure callable with size
					1024 bytes
			2048	7	The region n is defined as non-secure callable with size
					2048 bytes
			4096	8	The region n is defined as non-secure callable with size
					4096 bytes
В	RW	LOCK			
			Unlocked	0	This register can be updated
			Locked	1	The content of this register can't be changed until the next
					reset

7.32.9.21 FLASHREGION[n].PERM (n=0..63)

Address offset: 0x600 + (n × 0x4)

Access permissions for flash region n

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					Е D С В А
Rese	et 0x000	00017		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EXECUTE			Configure instruction fetch permissions from flash region n
			Enable	1	Allow instruction fetches from flash region n
			Disable	0	Block instruction fetches from flash region n
В	RW	WRITE			Configure write permission for flash region n
			Enable	1	Allow write operation to region n
			Disable	0	Block write operation to region n
С	RW	READ			Configure read permissions for flash region n
			Enable	1	Allow read operation from flash region n
			Disable	0	Block read operation from flash region n
D	RW	SECATTR			Security attribute for flash region n
			Non_Secure	0	Flash region n security attribute is non-secure
			Secure	1	Flash region n security attribute is secure
Е	RW	LOCK			
			Unlocked	0	This register can be updated



	Locked	1	The content of this register can't be changed until the next
ID R/W Field			Description
Reset 0x0000017		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			Е D С В А
Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.32.9.22 RAMREGION[n].PERM (n=0..63)

Address offset: 0x700 + (n × 0x4)

Access permissions for RAM region n

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					Е D С В А
Rese	et 0x000	000017		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EXECUTE			Configure instruction fetch permissions from RAM region n
			Enable	1	Allow instruction fetches from RAM region n
			Disable	0	Block instruction fetches from RAM region n
В	RW	WRITE			Configure write permission for RAM region n
			Enable	1	Allow write operation to RAM region n
			Disable	0	Block write operation to RAM region n
С	RW	READ			Configure read permissions for RAM region n
			Enable	1	Allow read operation from RAM region n
			Disable	0	Block read operation from RAM region n
D	RW	SECATTR			Security attribute for RAM region n
			Non_Secure	0	RAM region n security attribute is non-secure
			Secure	1	RAM region n security attribute is secure
Е	RW	LOCK			
			Unlocked	0	This register can be updated
			Locked	1	The content of this register can't be changed until the next
					reset

7.32.9.23 PERIPHID[n].PERM (n=0..255)

Address offset: $0x800 + (n \times 0x4)$

List capabilities and access permissions for the peripheral with ID n

Note: Reset values are unique per peripheral instantation. Please refer to the peripheral instantiation table. Entries not listed in the instantiation table are undefined.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F	Е D С В В А А
Rese	t 0x000	00012		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	SECUREMAPPING			Define configuration capabilities for Arm TrustZone Cortex-
					M secure attribute
			NonSecure	0	This peripheral is always accessible as a non-secure
					peripheral
			Secure	1	This peripheral is always accessible as a secure peripheral
			UserSelectable	2	Non-secure or secure attribute for this peripheral is
					defined by the PERIPHID[n].PERM register



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F	Е ОСВВАА
Reset	t 0x000	00012		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0
			Split	3	This peripheral implements the split security mechanism. Non-secure or secure attribute for this peripheral is defined by the PERIPHID[n].PERM register.
В	R	DMA			Indicates if the peripheral has DMA capabilities and if DMA transfer can be assigned to a different security attribute than the peripheral itself
			NoDMA	0	Peripheral has no DMA capability
			NoSeparateAttribute	1	Peripheral has DMA and DMA transfers always have the same security attribute as assigned to the peripheral
			SeparateAttribute	2	Peripheral has DMA and DMA transfers can have a
					different security attribute than the one assigned to the peripheral
с	RW	SECATTR			Peripheral security mapping
					This bit has effect only if PERIPHID[n].PERM.SECUREMAPPING reads as
					UserSelectable or Split
			Secure	1	Peripheral is mapped in secure peripheral address space
			NonSecure	0	If SECUREMAPPING == UserSelectable: Peripheral is
					mapped in non-secure peripheral address space.
					If SECUREMAPPING == Split: Peripheral is mapped in non-
					secure and secure peripheral address space.
D	RW	DMASEC			Security attribution for the DMA transfer
					This bit has effect only if PERIPHID[n].PERM.SECATTR is set
					to secure
			Secure	1	DMA transfers initiated by this peripheral have the secure attribute set
			NonSecure	0	DMA transfers initiated by this peripheral have the non- secure attribute set
F	RW	LOCK			
-			Unlocked	0	This register can be updated
			Locked	1	The content of this register can't be changed until the next
_	_				reset
F	R	PRESENT			Indicate if a peripheral is present with ID n
			NotPresent	0	Peripheral is not present
			IsPresent	1	Peripheral is present

7.33 SWI — Software interrupts

A set of interrupts have been reserved for use as software interrupts.



7.33.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x4101A000 NETWORK	SWI	SWI0	NS	NA	Software interrupt 0	
0x4101B000 NETWORK	SWI	SWI1	NS	NA	Software interrupt 1	
0x4101C000 NETWORK	SWI	SWI2	NS	NA	Software interrupt 2	
0x4101D000 NETWORK	SWI	SWI3	NS	NA	Software interrupt 3	

Table 160: Instances

7.34 TEMP — Temperature sensor

The temperature sensor measures die temperature over the temperature range of the device. Linearity compensation can be implemented if required by the application.

The main features of TEMP are the following:

- Temperature range is greater than or equal to operating temperature of the device
- Resolution is 0.25 °C

TEMP is started by triggering the START task.

When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register.

To achieve the measurement accuracy stated in the electrical specification, the crystal oscillator must be selected as the HFCLK source, see CLOCK — Clock control on page 69 for more information.

When the temperature measurement is completed, TEMP analog electronics power down to save power.

TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

7.34.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x41010000 NETWORK	TEMP	TEMP	NS	NA	Temperature sensor	

Register	Offset	Security	Description
TASKS_START	0x000		Start temperature measurement
TASKS_STOP	0x004		Stop temperature measurement
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP
EVENTS_DATARDY	0x100		Temperature measurement complete, data ready
PUBLISH_DATARDY	0x180		Publish configuration for event DATARDY
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
TEMP	0x508		Temperature in °C (0.25° steps)
A0	0x520		Slope of first piecewise linear function
A1	0x524		Slope of second piecewise linear function
A2	0x528		Slope of third piecewise linear function
A3	0x52C		Slope of fourth piecewise linear function
A4	0x530		Slope of fifth piecewise linear function

Table 161: Instances



Desister	Offeret	Convitu	Description
Register	Offset	Security	Description
A5	0x534		Slope of sixth piecewise linear function
во	0x540		y-intercept of first piecewise linear function
B1	0x544		y-intercept of second piecewise linear function
B2	0x548		y-intercept of third piecewise linear function
B3	0x54C		y-intercept of fourth piecewise linear function
B4	0x550		y-intercept of fifth piecewise linear function
B5	0x554		y-intercept of sixth piecewise linear function
то	0x560		Endpoint of first piecewise linear function
T1	0x564		Endpoint of second piecewise linear function
Τ2	0x568		Endpoint of third piecewise linear function
Т3	0x56C		Endpoint of fourth piecewise linear function
Τ4	0x570		Endpoint of fifth piecewise linear function

Table 162: Register overview

7.34.1.1 TASKS_START

Address offset: 0x000

Start temperature measurement

Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	W	TASKS_START			Start temperature measurement
			Trigger	1	Trigger task

7.34.1.2 TASKS_STOP

Address offset: 0x004

Stop temperature measurement

Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	w	TASKS_STOP			Stop temperature measurement
			Trigger	1	Trigger task

7.34.1.3 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.34.1.4 SUBSCRIBE_STOP

Address offset: 0x084

Subscribe configuration for task STOP

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	
ID					
A	RW	CHIDX		[2550]	DPPI channel that task STOP will subscribe to
A B	RW RW	CHIDX EN		[2550]	DPPI channel that task STOP will subscribe to
			Disabled	[2550] 0	DPPI channel that task STOP will subscribe to Disable subscription

7.34.1.5 EVENTS_DATARDY

Address offset: 0x100

Temperature measurement complete, data ready

Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
A RW EVENTS_DATARDY			Temperature measurement complete, data ready
	NotGenerated	0	Event not generated
	Generated	1	Event generated

7.34.1.6 PUBLISH_DATARDY

Address offset: 0x180

Publish configuration for event DATARDY

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event DATARDY will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



7.34.1.7 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	DATARDY			Write '1' to enable interrupt for event DATARDY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled		Read: Enabled

7.34.1.8 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	DATARDY			Write '1' to disable interrupt for event DATARDY
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.34.1.9 TEMP

Address offset: 0x508

Temperature in °C (0.25° steps)

Bit n	umber		31 30	0 29 3	28 27	26	25 24	123	22	21 20	D 19	18 1	.7 1	5 15	14 1	3 12	11 1	.0 9	8	7	6	54	4 3	2	1 (
ID			A A	A	A A	А	A A	A	А	A A	A	A	4 A	A	A	A A	A	A A	Α	А	A	A A	A A	А	A A
Rese	t 0x000	00000	0 0	0	0 0	0	0 0	0	0	0 0	0	0	0 0	0	0	0 0	0	0 0	0	0	0	0 0	0	0	0 0
ID																									
A	R	TEMP						Те	mpe	eratu	ire i	n °C	(0.2	5° s	teps										

Result of temperature measurement. Die temperature in

°C, 2's complement format, 0.25 °C steps.

Decision point: DATARDY

7.34.1.10 A0

Address offset: 0x520

Slope of first piecewise linear function



Bit number	:	31 30 29 28 27 26	25 24	23 2	2 21	20 19	9 18 3	17 1	6 15	14 1	3 12 :	111	09	8	7	6	54	3	2	1 0
ID												A A	A A	А	А	А	A A	A	А	A A
Reset 0x000002D9		0 0 0 0 0 0	0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0) 1	0	1	1	01	1	0	0 1
ID R/W Field																				
A RW A0				Slop	e of	first	piece	wise	e line	ear fu	inctio	n								

7.34.1.11 A1

Address offset: 0x524

Slope of second piecewise linear function

Bit number	31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Reset 0x00000322	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field		Description
A RW A1		Slope of second piecewise linear function

7.34.1.12 A2

Address offset: 0x528

Slope of third piecewise linear function

Bit numb	er	31 30 29 2	8 27 26 2	25 24	23 22	2 21 2	20 19	9 18 1	7 16	15 1	4 13	12 11	10	98	37	6	5	4 3	32	1 0
ID												А	А	A	A A	А	А	A	A A	A A
Reset 0x0	0000355	0 0 0 0	000	0 0	0 0	0	0 0	0 0	0	0 0	0	0 0	0	1 :	۱ 0	1	0	1 () 1	0 1
ID R/V					Desc															
A RW	/ A2				Slope	e of t	third	piece	wise	line	ar fu	nctio	n							

7.34.1.13 A3

Address offset: 0x52C

Slope of fourth piecewise linear function

Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Reset 0x000003DF	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 1 1 1 1
ID R/W Field		
A RW A3		Slope of fourth piecewise linear function

7.34.1.14 A4

Address offset: 0x530

Slope of fifth piecewise linear function

ID Reset 0x0000044E Q	
ID A A A A A A A A	0 1 1 1 0
	ААААА
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	43210



7.34.1.15 A5

Address offset: 0x534

Slope of sixth piecewise linear function

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 1	31211109876543210
ID				A A A A A A A A A A A A A A A A A A A
Reset 0x000004	87	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 1 0 0 1 0 1 1 0 1 1 1
ID R/W Fie				
A RW A5			Slope of sixth piecewise linear f	function

7.34.1.16 BO

Address offset: 0x540

y-intercept of first piecewise linear function

А	RW	в0		y-intercept of first piecewise linear function
ID				
Rese	et 0x000	000FC7	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 1 1
ID				A A A A A A A A A A A A A A A A A A A
Bit r	umber		31 30 29 28 27 2	2 2 6 2 5 2 4 2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1

7.34.1.17 B1

Address offset: 0x544

y-intercept of second piecewise linear function

A RW	B1				y-ir	nterce	ept of	seco	nd p	iece	wise	linea	r fur	nctio	on						
ID R/W																					
Reset 0x00	000F71	0 0 0	000	0 0	0	0 0	0 (0 0	0 0	0	0 0	0	11	1	1	0	1 1	1	0	0 () 1
ID													A A	А	А	A	А А	A	А	A	A A
Bit number		31 30 29 2	28 27 26	5 25 24	4 2 3 2	22 21	20 1	9 18 1	17 16	5 15 3	14 13	12 1	1 10	9	8	7	65	4	3	2	1 0

7.34.1.18 B2

Address offset: 0x548

y-intercept of third piecewise linear function

Bit n	umber		31 30	29 28	27 2	26 25	5 24 3	23 2	2 21	. 20	19 1	8 17	16	15 :	14 1	3 1 2	11	10	9	8	7 (5 5	4	3	2	1 0
ID																	A	А	A	A	م	A A	A	А	А	A A
Rese	et 0x000	00F6C	0 0	0 0	0	0 0	0	0	0 0	0	0 (0 0	0	0	0 0	0 0	1	1	1	1 (D	L 1	0	1	1	0 0
ID								Des																		
А	RW	B2						y-in	terc	ept o	of th	ird p	oiec	ewi	se li	nea	r fu	nctio	on							

7.34.1.19 B3

Address offset: 0x54C

y-intercept of fourth piecewise linear function



		y-intercept of fourth piecewise linear function
ID R/W Field		Description
Reset 0x00000FCB	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.34.1.20 B4

Address offset: 0x550

y-intercept of fifth piecewise linear function

Bit num	nber		31 30	29 28 2	27 26	25 2	24 23	3 2 2	21 20) 19	18 1	7 16	15 1	4 13	12 1	1 10	9	8	7	6	5 4	4 3	2	1 0
ID															,	A A	А	А	А	А	A A	A	А	A A
Reset 0	x000(0004B	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0	0 0	0	0 0	0	0	0	1	0 () 1	0	1 1
ID R																								
A R	w	B4					y-	inter	cept	of f	ifth p	oiece	ewis	e lin	ear fi	uncti	on							

7.34.1.21 B5

Address offset: 0x554

y-intercept of sixth piecewise linear function

Bit numbe	er	31 30 29 28	8 27 26 2	25 24 2	23 22	21 2	0 19 :	18 17	16 1	5 14	13 12	11 1	o 9	8	7	6	54	3	2	1 0
ID												A A	A	А	А	A	A A	А	A	A A
Reset 0x0	00000F6	0 0 0 0	000	0 0	0 0	0 0	0	0 0	0 0	0 0	0 0	0 0	0	0	1	1	1 1	0	1	1 0
ID R/V					Descr															
A RW	/ В5			,	y-inte	rcept	t of s	ixth p	iece	wise	inea	func	tion	1						

7.34.1.22 TO

Address offset: 0x560

Endpoint of first piecewise linear function

Bit n	umber		31 30	29 28	3 27 2	26 25	242	3 22	2 21	20 19	ə 18 :	17 16	5 15	14	13 1	2 1 1	10	9 8	37	6	5	4	32	1	0
ID																			А	А	А	A	ΑΑ	A	A
Rese	t 0x000	000E1	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0 0	0	0	0 (0 0	0	0 0) 1	1	1	0	0 0	0	1
ID																									
A	RW	т0					E	indp	oint	of fi	rst pi	ecev	wise	line	ear f	unct	ion								

7.34.1.23 T1

Address offset: 0x564

Endpoint of second piecewise linear function

ID A A A A A A	A RW T1	Endpoint of second piecewise linear function
ID A A A A A A		
	Reset 0x000000F9	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	ID	A A A A A A A
	Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1



7.34.1.24 T2

Address offset: 0x568

Endpoint of third piecewise linear function

Bit nu	umber		31 30 29 2	8 27 26	25 24	23 22	21 2	0 19	18 17	16 1	5 14	13 1	2 11 1	.0 9	8	7	6	54	3	2	1 0
ID																А	A	Α Α	A	А	A A
Rese	t 0x000	00010	0 0 0 0	000	0 0	0 0	0 0	0	0 0	0 (0 0	0 0	0	0 0	0	0	0	01	. 0	0	0 0
ID						Descr															
А	RW	Т2				Endp	oint c	of thi	rd pie	ecewi	se li	near	functi	on							

7.34.1.25 T3

Address offset: 0x56C

Endpoint of fourth piecewise linear function

Bit n	umber		31 30 29 28	8 27 26 2	25 24 2	23 22	21 20	19 1	8 17	16 1	5 14	13 12	11 1	09	8	76	5 5	4	3	2 2	1 0
ID																A A	A	Α	A	A	A A
Rese	t 0x000	00026	0 0 0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0 0	0	0	0 0) 1	0	0	1 :	ιo
ID																					
A	RW	Т3				Endpo	oint o	four	rth pi	ecev	vise I	inear	func	tion							

7.34.1.26 T4

Address offset: 0x570

Endpoint of fifth piecewise linear function

ID Reset 0x0000003F 0	
ID Reset 0x0000003F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID	0011111
	A A A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	76543210

7.34.2 Electrical specification

7.34.2.1 Temperature Sensor Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{TEMP}	Time required for temperature measurement		36		μs
T _{TEMP,RANGE}	Temperature sensor range	-20		70	°C
T _{TEMP,ACC}	Temperature sensor accuracy	-5		5	°C
T _{TEMP,RANGE,EXT}	Temperature sensor range, extended temperature range	-40		105	°C
T _{TEMP,ACC,EXT}	Temperature sensor accuracy, extended temperature range	-7		7	°C
T _{TEMP,RES}	Temperature sensor resolution		0.25		°C
T _{TEMP,STB}	Sample to sample stability at constant device temperature			±0.25	°C
T _{TEMP,OFFST}	Sample offset at 25°C	-2.5		2.5	°C



7.35 TIMER — Timer/counter

This peripheral is a general purpose timer allowing time intervals to be defined by user input. It can operate in two modes: Timer mode and Counter mode.




Figure 213: Block schematic for timer/counter

TIMER runs on the high-frequency clock source (HFCLK) and includes a four-bit (1/2X) prescaler that can divide the timer input clock from the HFCLK controller. Clock source selection between PCLK16M and PCLK1M is automatic according to the TIMER base frequency set by the prescaler. The TIMER base frequency is always given as 16 MHz divided by the prescaler value.

The PPI system allows a TIMER event to trigger a task on another system peripheral on the device. The PPI system also enables the TIMER task/event feature to generate periodic output and PWM signals to any GPIO. The number of GPIO inputs or outputs used at the same time is limited by the number of GPIOTE channels.

TIMER can operate in two modes: Timer mode and Counter mode. In both modes, TIMER is started by triggering the START task, and stopped by triggering the STOP task. After TIMER stops, it can resume timing/counting by triggering the START task again. When timing/counting resumes, TIMER continues from the value it was on prior to stopping.

In Timer mode, TIMER's internal Counter register is incremented by one for every tick of the timer frequency f_{TIMER} , as illustrated in Block schematic for timer/counter on page 618. The timer frequency is derived from PCLK16M as shown in the following example, using the values specified in the PRESCALER register.

```
f_{\text{TIMER}} = 16 \text{ MHz} / (2^{\text{PRESCALER}})
```

When $f_{TIMER} \le 1$ MHz, TIMER uses PCLK1M instead of PCLK16M for reduced power consumption.

In Counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, meaning the timer frequency and the prescaler are not utilized in Counter mode. Similarly, the COUNT task has no effect in Timer mode.

TIMER's maximum value is configured by changing the bit-width of the timer in register BITMODE on page 626.



PRESCALER on page 626 and BITMODE on page 626 must only be updated when TIMER is stopped. If these registers are updated while TIMER is started, unpredictable behavior may occur.

When TIMER is incremented beyond its maximum value, the Counter register will overflow and TIMER will automatically start over from zero.

The Counter register can be cleared by triggering the CLEAR task. This will explicitly set the internal value to zero.

TIMER implements multiple capture/compare registers.

Independent of prescaler settings, the accuracy of TIMER is equivalent to one tick of the timer frequency f_{TIMER} as illustrated in Block schematic for timer/counter on page 618.

7.35.1 Capture

TIMER implements one capture task for every available capture/compare register.

Every time the CAPTURE[n] task is triggered, the counter value is copied to the CC[n] register.

7.35.2 Compare

TIMER implements one COMPARE event for every available capture/compare register.

When the counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated.

BITMODE on page 626 specifies how many Counter and capture/compare register bits are used when the comparison is performed. Other bits are ignored.

The COMPARE event can be configured to operate in one-shot mode by configuring the corresponding ONESHOTEN[n] register. After writing CC[n], a COMPARE[n] event is generated the first time the Counter matches CC[n].

7.35.3 Task delays

After TIMER is started, the CLEAR, COUNT, and STOP tasks are guaranteed to take effect within one clock cycle of the PCLK16M.

7.35.4 Task priority

If the START task and the STOP task are triggered at the same time, meaning within the same period of PCLK16M, the STOP task is prioritized.

If one or more of the CAPTURE tasks and the CLEAR task are triggered at the same time, that is, within the same period of PCLK16M, the CAPTURE tasks are prioritized. This means that the CC registers will capture the counter value before the CLEAR tasks are triggered.



7.35.5 Registers

Base address D	Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x5000F000	PPLICATION	TIMED	TIMER0 : S	US	NA	Timer 0	6 capture compare
0x4000F000	AFFLICATION		TIMER0 : NS	03	NA .		channels implemented
0x50010000	PPLICATION		TIMER1 : S	US	NA	Timer 1	6 capture compare
0x40010000	AFFLICATION		TIMER1 : NS	03	NA .		channels implemented
0x50011000	PPLICATION		TIMER2 : S	US	NA	Timer 2	6 capture compare
0x40011000	AFFLICATION		TIMER2 : NS	03	NA .		channels implemented
0x4100C000 N	IETWORK	TIMER	TIMER0	NS	NA	Timer 0	
0x41018000 N	NETWORK	TIMER	TIMER1	NS	NA	Timer 1	
0x41019000 N	IETWORK	TIMER	TIMER2	NS	NA	Timer 2	

Table 163: Instances

Register	Offset S	ecurity	Description	
TASKS_START	0x000		Start Timer	
TASKS_STOP	0x004		Stop Timer	
TASKS_COUNT	0x008		Increment Timer (Counter mode only)	
TASKS_CLEAR	0x00C		Clear time	
TASKS_SHUTDOWN	0x010		Shut down timer	Deprecate
TASKS_CAPTURE[n]	0x040		Capture Timer value to CC[n] register	
SUBSCRIBE_START	0x080		Subscribe configuration for task START	
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP	
SUBSCRIBE_COUNT	0x088		Subscribe configuration for task COUNT	
SUBSCRIBE_CLEAR	0x08C		Subscribe configuration for task CLEAR	
SUBSCRIBE_SHUTDOWN	0x090		Subscribe configuration for task SHUTDOWN	Deprecate
SUBSCRIBE_CAPTURE[n]	0x0C0		Subscribe configuration for task CAPTURE[n]	
EVENTS_COMPARE[n]	0x140		Compare event on CC[n] match	
PUBLISH_COMPARE[n]	0x1C0		Publish configuration for event COMPARE[n]	
SHORTS	0x200		Shortcuts between local events and tasks	
INTEN	0x300		Enable or disable interrupt	
INTENSET	0x304		Enable interrupt	
INTENCLR	0x308		Disable interrupt	
MODE	0x504		Timer mode selection	
BITMODE	0x508		Configure the number of bits used by the TIMER	
PRESCALER	0x510		Timer prescaler register	
CC[n]	0x540		Capture/Compare register n	
ONESHOTEN[n]	0x580		Enable one-shot operation for Capture/Compare channel n	

Table 164: Register overview

7.35.5.1 TASKS_START

Address offset: 0x000 Start Timer



Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	w	TASKS_START			Start Timer
			Trigger	1	Trigger task

7.35.5.2 TASKS_STOP

Address offset: 0x004

Stop Timer

Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STOP			Stop Timer
			Trigger	1	Trigger task

7.35.5.3 TASKS_COUNT

Address offset: 0x008

Increment Timer (Counter mode only)

Bit r	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_COUNT			Increment Timer (Counter mode only)
			Trigger	1	Trigger task

7.35.5.4 TASKS_CLEAR

Address offset: 0x00C

Clear time

Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_CLEAR			Clear time
			Trigger	1	Trigger task

7.35.5.5 TASKS_SHUTDOWN (Deprecated)

Address offset: 0x010

Shut down timer



Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
ID						А
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID						
А	W	TASKS_SHUTDOWN			Shut down timer De	precated
			Trigger	1	Trigger task	

7.35.5.6 TASKS_CAPTURE[n] (n=0..7)

Address offset: $0x040 + (n \times 0x4)$

Capture Timer value to CC[n] register

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_CAPTURE			Capture Timer value to CC[n] register
			Trigger	1	Trigger task

7.35.5.7 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.35.5.8 SUBSCRIBE_STOP

Address offset: 0x084

Subscribe configuration for task STOP

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription

7.35.5.9 SUBSCRIBE_COUNT

Address offset: 0x088

Subscribe configuration for task COUNT



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task COUNT will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.35.5.10 SUBSCRIBE_CLEAR

Address offset: 0x08C

Subscribe configuration for task CLEAR

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task CLEAR will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription

7.35.5.11 SUBSCRIBE_SHUTDOWN (Deprecated)

Address offset: 0x090

Subscribe configuration for task SHUTDOWN

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task SHUTDOWN will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.35.5.12 SUBSCRIBE_CAPTURE[n] (n=0..7)

Address offset: 0x0C0 + (n × 0x4)

Subscribe configuration for task CAPTURE[n]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that task CAPTURE[n] will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription



7.35.5.13 EVENTS_COMPARE[n] (n=0..7)

Address offset: 0x140 + (n × 0x4)

Compare event on CC[n] match

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_COMPARE			Compare event on CC[n] match
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.35.5.14 PUBLISH_COMPARE[n] (n=0..7)

Address offset: $0x1C0 + (n \times 0x4)$

Publish configuration for event COMPARE[n]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event COMPARE[n] will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.35.5.15 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					PONMLKJI HGFEDCBA
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A-H	RW	COMPARE[i]_CLEAR			Shortcut between event COMPARE[i] and task CLEAR
		(i=07)			
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
I-P	RW	COMPARE[i]_STOP			Shortcut between event COMPARE[i] and task STOP
		(i=07)			
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

7.35.5.16 INTEN

Address offset: 0x300

Enable or disable interrupt



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			H G F E D C B A
Reset 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
A-H RW COMPARE[i] (i=07)			Enable or disable interrupt for event COMPARE[i]
	Disabled	0	Disable

7.35.5.17 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	Bit number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					H G F E D C B A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A-H	RW	COMPARE[i] (i=07)			Write '1' to enable interrupt for event COMPARE[i]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.35.5.18 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					H G F E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A-H	RW	COMPARE[i] (i=07)			Write '1' to disable interrupt for event COMPARE[i]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.35.5.19 MODE

Address offset: 0x504

Timer mode selection

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
ID						A A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000
ID						
A	RW	MODE			Timer mode	
			Timer	0	Select Timer mode	
			Counter	1	Select Counter mode	Deprecated
			LowPowerCounter	2	Select Low Power Counter mode	



7.35.5.20 BITMODE

Address offset: 0x508

Configure the number of bits used by the TIMER

Bit n	umber			31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A
Rese	et 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	BITMODE			Timer bit width
			16Bit	0	16 bit timer bit width
			08Bit	1	8 bit timer bit width
			24Bit	2	24 bit timer bit width
			32Bit	3	32 bit timer bit width

7.35.5.21 PRESCALER

Address offset: 0x510

Timer prescaler register

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A
Rese	et 0x000	00004	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А	RW	PRESCALER	[09]	Prescaler value

7.35.5.22 CC[n] (n=0..7)

Address offset: $0x540 + (n \times 0x4)$

Capture/Compare register n

Bit n	umber		31	30	29	28 2	27 2	62	25 2	4 2	3 2	2 2	12	0 19	9 18	3 17	16	5 15	14	13	12	11 1	10 9	9	8	7	6	5 4	+ 3	2	1	0
ID			А	А	А	A	A A	Α,	A	Α.	4 <i>4</i>	AA	A A	A	A	A	А	А	А	А	А	A	A /	Α.	A	Α.	A	4 <i>4</i>	A A	А	A	А
Rese	t 0x000	00000	0	0	0	0	0 0	5	0	D	0 0) () (0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0 0	0 0	0	0	0
ID																																
А	RW	CC								C	Capt	ure	e/C	om	par	e va	alue	е														

Only the number of bits indicated by BITMODE will be used by the TIMER.

7.35.5.23 ONESHOTEN[n] (n=0..7)

Address offset: $0x580 + (n \times 0x4)$

Enable one-shot operation for Capture/Compare channel n



Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	ONESHOTEN			Enable one-shot operation
					Configures the corresponding compare-channel for one-
					shot operation
			Disable	0	Disable one-shot operation
					Compare event is generated every time the Counter
					matches CC[n]
			Enable	1	Enable one-shot operation
					Compare event is generated the first time the Counter
					matches CC[n] after CC[n] has been written

7.35.6 Electrical specification

7.36 TWIM — I^2C compatible two-wire interface master with EasyDMA

TWI master with EasyDMA (TWIM) is a two-wire half-duplex master which can communicate with multiple slave devices connected to the same bus.

Listed here are the main features for TWIM:

- I²C compatible
- Supported baud rates: 100, 250, 400 and 1000 kbps
- Support for clock stretching (non I²C compliant)
- EasyDMA

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. TWIM is not compatible with CBUS.

The GPIOs used for each two-wire interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.






Figure 214: TWI master with EasyDMA

A typical TWI setup consists of one master and one or more slaves, as illustrated in the following figure. TWIM is only able to operate as a single master on the TWI bus. Multi-master bus configuration is not supported.




Figure 215: A typical TWI setup comprising one master and three slaves

TWIM supports clock stretching performed by the slaves. The SCK pulse following a stretched clock cycle may be shorter than specified by the l^2C specification.

TWIM is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task. After a STOP task, TWIM generates a STOPPED event when it has stopped.

After TWIM has been started, the STARTTX or STARTRX tasks should not be triggered again until TWIM has issued a LASTRX, LASTTX, or STOPPED event.

TWIM can be suspended using the SUSPEND task, such as when using the TWI master in a low priority interrupt context. When TWIM enters suspend state, it will automatically issue a SUSPENDED event while performing a continuous clock stretching until it is instructed to resume operation via a RESUME task. TWIM cannot be stopped while it is suspended, thus the STOP task has to be issued after the TWI master has been resumed.

Note: Any ongoing byte transfer will be allowed to complete before the suspend is enforced. A SUSPEND task has no effect unless TWIM is actively involved in a transfer.

If a NACK is clocked in from the slave, TWIM generates an ERROR event.



7.36.1 Shared resources

TWIM shares registers and other resources with other peripherals that have the same ID as the TWI master. Therefore, you must disable all peripherals that have the same ID as TWIM before it can be configured and used.

Disabling a peripheral that has the same ID as TWIM will not reset any of the registers that are shared with TWIM. It is therefore important to configure all relevant registers explicitly to secure that TWIM operates correctly.

The Instantiation table in Peripherals on page 146 shows which peripherals have the same ID as the TWI.

7.36.2 EasyDMA

TWIM implements EasyDMA for accessing RAM without CPU involvement.

TWIM implements the EasyDMA channels found in the following table.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 165: TWIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 150.

The RXD.PTR, TXD.PTR, RXD.MAXCNT, and TXD.MAXCNT registers are double-buffered. They can be updated and prepared for the next RX or TX transmission immediately after having received the RXSTARTED or TXSTARTED event.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

7.36.3 Master write sequence

A TWIM write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, TWIM generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/ WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, TWIM clocks out the data bytes found in the transmit buffer located in RAM at the address specified in the TXD.PTR register. Each byte clocked out from TWIM will be followed by an ACK/NACK bit clocked in from the slave.

A typical TWIM write sequence is shown in the following figure, including clock stretching performed by TWIM following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect. This event can be used to synchronize the software.

TWIM will generate a LASTTX event when it starts to transmit the last byte.






Figure 216: TWIM writing data to a slave

TWIM is stopped by triggering the STOP task. This task should be triggered during the transmission of the last byte to secure that TWIM will stop as fast as possible after sending the last byte. The shortcut between LASTTX and STOP can alternatively be used to accomplish this.

Note: TWIM does not stop by itself when the entire RAM buffer has been sent, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

7.36.4 Master read sequence

A TWIM read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered, TWIM generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After sending the ACK bit, the TWI slave sends data to the master using the clock generated by TWIM.

Data received will be stored in RAM at the address specified in the RXD.PTR register. The TWI master will generate an ACK after all but the last byte have been received from the slave. TWIM generates a NACK after the last byte received to indicate that the read sequence shall stop.

A typical TWIM read sequence is illustrated in the following figure, including clock stretching performed by TWIM following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect. This event can be used to synchronize the software.

TWIM generates a LASTRX event when it is ready to receive the last byte. If RXD.MAXCNT > 1, the LASTRX event is generated after sending the ACK of the previously received byte. If RXD.MAXCNT = 1, the LASTRX event is generated after receiving the ACK following the address and READ bit.

TWIM is stopped by triggering the STOP task. This task must be triggered before the NACK bit is supposed to be transmitted. The STOP task can be triggered at any time during the reception of the last byte. It is recommended to use the shortcut between LASTRX and STOP to accomplish this.

TWIM does not stop by itself when the RAM buffer is full, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

TWIM cannot be stopped while suspended, so the STOP task must be issued after TWIM has been resumed.






Figure 217: TWIM reading data from a slave

7.36.5 Master repeated start sequence

A typical repeated start sequence is when TWIM writes two bytes to the slave followed by reading four bytes from the slave. This example uses shortcuts to perform the simplest type of repeated start sequence, i.e. one write followed by one read. The same approach can be used to perform a repeated start sequence where the sequence is read followed by write.

The following figure shows an example of a repeated start sequence where TWIM writes two bytes followed by reading four bytes from the slave.




Figure 218: Master repeated start sequence

If a more complex repeated start sequence is needed, and the TWI firmware drive is serviced in a low priority interrupt, it may be necessary to use the SUSPEND task and SUSPENDED event to guarantee that the correct tasks are generated at the correct time. A double repeated start sequence using the SUSPEND task to secure safe operation in low priority interrupts is shown in the following figure.






Figure 219: Double repeated start sequence

7.36.6 Low power

To ensure lowest possible power consumption when the peripheral is not needed stop and disable TWIM.

When the STOP task is sent, the software shall wait until the STOPPED event is received as a response before disabling the peripheral through the ENABLE register. If the peripheral is already stopped, the STOP task is not required.

7.36.7 Master mode pin configuration

The SCL and SDA signals are mapped to physical pins using the PSEL.SCL and PSEL.SDA registers.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in System ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL and PSEL.SDA must only be configured when the TWI master is disabled.

To secure correct signal levels on the pins used by TWIM while in System OFF mode, and when TWIM is disabled, these pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL ²⁷	Input	Not applicable	SOD1 ²⁷
SDA	As specified in PSEL.SDA ²⁷	Input	Not applicable	S0D1 ²⁷

Table 166: GPIO configuration before enabling peripheral

²⁷ Special pin and drive strength considerations applies when using the 1000 kbps baud rate. For pin recommendations, see Pin assignments on page 783.



7.36.8 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50008000 APPLICATION		TWIM0 : S	US	SA	Two-wire interface master	
0x40008000		TWIM0 : NS	03	34	0	
0x50009000 APPLICATION		TWIM1 : S	US	SA	Two-wire interface master	
0x40009000		TWIM1 : NS	03	34	1	
0x5000B000 APPLICATION		TWIM2 : S	US	SA	Two-wire interface master	
0x4000B000		TWIM2 : NS	03	34	2	
0x5000C000 APPLICATION		TWIM3 : S	US	SA	Two-wire interface master	
0x4000C000		TWIM3 : NS	03	34	3	
0x41013000 NETWORK	TWIM	TWIM0	NS	NA	Two-wire interface master	
					0	

Table 167: Instances

Register	Offset	Security	Description
TASKS_STARTRX	0x000		Start TWI receive sequence
TASKS_STARTTX	0x008		Start TWI transmit sequence
TASKS_STOP	0x014		Stop TWI transaction. Must be issued while the TWI master is not suspended.
TASKS_SUSPEND	0x01C		Suspend TWI transaction
TASKS_RESUME	0x020		Resume TWI transaction
SUBSCRIBE_STARTRX	0x080		Subscribe configuration for task STARTRX
SUBSCRIBE_STARTTX	0x088		Subscribe configuration for task STARTTX
SUBSCRIBE_STOP	0x094		Subscribe configuration for task STOP
SUBSCRIBE_SUSPEND	0x09C		Subscribe configuration for task SUSPEND
SUBSCRIBE_RESUME	0x0A0		Subscribe configuration for task RESUME
EVENTS_STOPPED	0x104		TWI stopped
EVENTS_ERROR	0x124		TWI error
EVENTS_SUSPENDED	0x148		SUSPEND task has been issued, TWI traffic is now suspended.
EVENTS_RXSTARTED	0x14C		Receive sequence started
EVENTS_TXSTARTED	0x150		Transmit sequence started
EVENTS_LASTRX	0x15C		Byte boundary, starting to receive the last byte
EVENTS_LASTTX	0x160		Byte boundary, starting to transmit the last byte
PUBLISH_STOPPED	0x184		Publish configuration for event STOPPED
PUBLISH_ERROR	0x1A4		Publish configuration for event ERROR
PUBLISH_SUSPENDED	0x1C8		Publish configuration for event SUSPENDED
PUBLISH_RXSTARTED	0x1CC		Publish configuration for event RXSTARTED
PUBLISH_TXSTARTED	0x1D0		Publish configuration for event TXSTARTED
PUBLISH_LASTRX	0x1DC		Publish configuration for event LASTRX
PUBLISH_LASTTX	0x1E0		Publish configuration for event LASTTX
SHORTS	0x200		Shortcuts between local events and tasks
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ERRORSRC	0x4C4		Error source
ENABLE	0x500		Enable TWIM
PSEL.SCL	0x508		Pin select for SCL signal
PSEL.SDA	0x50C		Pin select for SDA signal
FREQUENCY	0x524		TWI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534		Data pointer
RXD.MAXCNT	0x538		Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C		Number of bytes transferred in the last transaction



Register	Offset	Security	Description
RXD.LIST	0x540		EasyDMA list type
TXD.PTR	0x544		Data pointer
TXD.MAXCNT	0x548		Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C		Number of bytes transferred in the last transaction
TXD.LIST	0x550		EasyDMA list type
ADDRESS	0x588		Address used in the TWI transfer

Table 168: Register overview

7.36.8.1 TASKS_STARTRX

Address offset: 0x000

Start TWI receive sequence

Bit n	umber			31	30 2	29 2	8 27	26	252	24 2	23 22	2 2	1 20	19	18	17 1	16 1	5 1	4 13	12	11 1	.09	8	7	6	5 4	43	2	1 0
ID																													А
Rese	t 0x000	00000		0	0	0 (0 0	0	0	0	0 0	0	0 0	0	0	0	0 (D (0 0	0	0	0 0	0	0	0	0 (0 0	0	0 0
ID																													
А	W	TASKS_STARTRX								5	Start	т٧	VI re	ece	ive s	eq	uen	ce											
			Trigger	1						٦	rigg	er	task																

7.36.8.2 TASKS_STARTTX

Address offset: 0x008

Start TWI transmit sequence

Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STARTTX			Start TWI transmit sequence
			Trigger	1	Trigger task

7.36.8.3 TASKS_STOP

Address offset: 0x014

Stop TWI transaction. Must be issued while the TWI master is not suspended.

Bit n	umber			31 30 29 28 27 2	e 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	w	TASKS_STOP			Stop TWI transaction. Must be issued while the TWI master
					is not suspended.
			Trigger	1	Trigger task

7.36.8.4 TASKS_SUSPEND

Address offset: 0x01C

Suspend TWI transaction



Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	W	TASKS_SUSPEND			Suspend TWI transaction
			Trigger	1	Trigger task

7.36.8.5 TASKS_RESUME

Address offset: 0x020

Resume TWI transaction

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_RESUME			Resume TWI transaction
			Trigger	1	Trigger task

7.36.8.6 SUBSCRIBE_STARTRX

Address offset: 0x080

Subscribe configuration for task STARTRX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that task STARTRX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.36.8.7 SUBSCRIBE_STARTTX

Address offset: 0x088

Subscribe configuration for task STARTTX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STARTTX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.36.8.8 SUBSCRIBE_STOP

Address offset: 0x094

Subscribe configuration for task STOP



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.36.8.9 SUBSCRIBE_SUSPEND

Address offset: 0x09C

Subscribe configuration for task SUSPEND

Bit n	umber			31 30 29 28 27 26 25 24	¹ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6 5	54	3	21	0
ID				В	А	A A	A A	A	A A	A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0	0	0 0	0
ID										
А	RW	CHIDX		[2550]	DPPI channel that task SUSPEND will subscribe to					
В	RW	EN								
			Disabled	0	Disable subscription					

7.36.8.10 SUBSCRIBE_RESUME

Address offset: 0x0A0

Subscribe configuration for task RESUME

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task RESUME will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.36.8.11 EVENTS_STOPPED

Address offset: 0x104

TWI stopped

Bit num	nber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset 0)x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R					Description
A R	w	EVENTS_STOPPED			TWI stopped
			NotGenerated	0	Event not generated
			Generated	1	Event generated



7.36.8.12 EVENTS_ERROR

Address offset: 0x124

TWI error

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_ERROR			TWI error
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.36.8.13 EVENTS_SUSPENDED

Address offset: 0x148

SUSPEND task has been issued, TWI traffic is now suspended.

Bit n	umber			31	30	29 2	8 27	26	25	242	232	222	21 2	20 1	91	8 17	7 16	5 15	14	13	12 1	11	9 0	8	7	6	5	4 3	32	1	0
ID																															А
Rese	t 0x000	00000		0	0	0	0 0	0	0	0	0	0	0	0 (0 0) ()	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0
ID																															
А	RW	EVENTS_SUSPENDED									SUS	SPE	ND	tas	k ha	as b	eer	n iss	sue	d, T	WI t	traff	ic is	no	w						
										5	sus	per	nde	d.																	
			NotGenerated	0						I	Eve	nt	not	gei	nera	ateo	ł														
			Generated	1						I	Eve	nt	gen	era	ted																

7.36.8.14 EVENTS_RXSTARTED

Address offset: 0x14C

Receive sequence started

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_RXSTARTED			Receive sequence started
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.36.8.15 EVENTS_TXSTARTED

Address offset: 0x150

Transmit sequence started



Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EVENTS_TXSTARTED			Transmit sequence started
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.36.8.16 EVENTS_LASTRX

Address offset: 0x15C

Byte boundary, starting to receive the last byte

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_LASTRX			Byte boundary, starting to receive the last byte
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.36.8.17 EVENTS_LASTTX

Address offset: 0x160

Byte boundary, starting to transmit the last byte

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_LASTTX			Byte boundary, starting to transmit the last byte
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.36.8.18 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event STOPPED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that event STOPPED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.36.8.19 PUBLISH_ERROR

Address offset: 0x1A4

Publish configuration for event ERROR



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		В	A A A A A A A A A A A A A A A A A A A	
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event ERROR will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.36.8.20 PUBLISH_SUSPENDED

Address offset: 0x1C8

Publish configuration for event SUSPENDED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event SUSPENDED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.36.8.21 PUBLISH_RXSTARTED

Address offset: 0x1CC

Publish configuration for event **RXSTARTED**

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event RXSTARTED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.36.8.22 PUBLISH_TXSTARTED

Address offset: 0x1D0

Publish configuration for event TXSTARTED

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that event TXSTARTED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



7.36.8.23 PUBLISH_LASTRX

Address offset: 0x1DC

Publish configuration for event LASTRX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	D		В	A A A A A A A A A A A A A A A A A A A	
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event LASTRX will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.36.8.24 PUBLISH_LASTTX

Address offset: 0x1E0

Publish configuration for event LASTTX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event LASTTX will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.36.8.25 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

	_				
Bit number				31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F D C B A
Reset 0x00000000				0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	LASTTX_STARTRX			Shortcut between event LASTTX and task STARTRX
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	LASTTX_SUSPEND			Shortcut between event LASTTX and task SUSPEND
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
С	RW	LASTTX_STOP			Shortcut between event LASTTX and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
D	RW	LASTRX_STARTTX			Shortcut between event LASTRX and task STARTTX
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
F	RW	LASTRX_STOP			Shortcut between event LASTRX and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut



7.36.8.26 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber			31	30	29 2	8 27	262	25 2	42	3 22	21	20	19	18 :	17 1	6 1	5 14	13	121	1 10	9 0	8	7	6 5	54	3	2	1
ID										J	I		Н	G	F							D							A
Rese	t 0x000	00000		0	0	0 0	0 0	0	0 () (0 0	0	0	0	0	0	0 0	0	0	0 0) 0	0	0	0	0 (0 0	0	0	0
A	RW	STOPPED								E	nabl	e o	or d	isab	ole i	nte	rrup	t fo	r ev	ent	sto	PPE	D						
			Disabled	0						C	Disab	le																	
			Enabled	1						E	nabl	e																	
D	RW	ERROR								E	inabl	e o	or d	isab	le i	nte	rrup	t fo	r ev	ent	ERR	OR							
			Disabled	0						C	Disab	le																	
			Enabled	1						E	nabl	e																	
F	RW	SUSPENDED								E	nabl	e o	or d	isab	ole i	nte	rrup	t fo	r ev	ent	sus	PEN	IDE	D					
			Disabled	0						C	Disab	le																	
			Enabled	1						E	nabl	e																	
G	RW	RXSTARTED								E	nabl	e o	or d	isab	le i	nte	rrup	t fo	r ev	ent	RXS	TAR	TEC)					
			Disabled	0						C	Disab	le																	
			Enabled	1						E	nabl	e																	
н	RW	TXSTARTED								E	nabl	e o	or d	isab	ole i	nte	rrup	t fo	r ev	ent	TXS.	TAR	TED)					
			Disabled	0						C	Disab	le																	
			Enabled	1						E	nabl	e																	
I .	RW	LASTRX								E	nabl	e o	or d	isab	ole i	nte	rrup	t fo	r ev	ent	LAS	TRX							
			Disabled	0						C	Disab	le																	
			Enabled	1						E	nabl	e																	
J	RW	LASTTX								E	nabl	e o	or d	isab	le i	nte	rrup	t fo	r ev	ent	LAS	ттх							
			Disabled	0						C	Disab	le																	
			Enabled	1						E	nabl	e																	

7.36.8.27 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					JIHGF DA
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ERROR			Write '1' to enable interrupt for event ERROR
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	SUSPENDED			Write '1' to enable interrupt for event SUSPENDED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	RXSTARTED			Write '1' to enable interrupt for event RXSTARTED



Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				J	I HGF D A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	TXSTARTED			Write '1' to enable interrupt for event TXSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Ι	RW	LASTRX			Write '1' to enable interrupt for event LASTRX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	LASTTX			Write '1' to enable interrupt for event LASTTX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.36.8.28 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					JIHGF DA
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ERROR			Write '1' to disable interrupt for event ERROR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	SUSPENDED			Write '1' to disable interrupt for event SUSPENDED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	RXSTARTED			Write '1' to disable interrupt for event RXSTARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	TXSTARTED			Write '1' to disable interrupt for event TXSTARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
I.	RW	LASTRX			Write '1' to disable interrupt for event LASTRX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		J	IIHGF D A
Reset 0x0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			
J RW LASTTX			Write '1' to disable interrupt for event LASTTX
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled		Read: Enabled

7.36.8.29 ERRORSRC

Address offset: 0x4C4

Error source

Bit r	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	OVERRUN			Overrun error
					A new byte was received before previous byte got
					transferred into RXD buffer. (Previous data is lost)
			NotReceived	0	Error did not occur
			Received	1	Error occurred
В	RW	ANACK			NACK received after sending the address (write '1' to clear)
			NotReceived	0	Error did not occur
			Received	1	Error occurred
С	RW	DNACK			NACK received after sending a data byte (write '1' to clear)
			NotReceived	0	Error did not occur
			Received	1	Error occurred

7.36.8.30 ENABLE

Address offset: 0x500

Enable TWIM

Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Reset 0x00	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W				Description
A RW	ENABLE			Enable or disable TWIM
		Disabled	0	Disable TWIM
		Enabled	6	Enable TWIM

7.36.8.31 PSEL.SCL

Address offset: 0x508

Pin select for SCL signal



Bit n	umber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Rese	et OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.36.8.32 PSEL.SDA

Address offset: 0x50C

Pin select for SDA signal

Bit n	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
ID				С	ВААААА										
Rese	t OxFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1										
ID					Description										
А	RW	PIN		[031]	Pin number										
В	RW	PORT		[01]	Port number										
С	RW	CONNECT			Connection										
			Disconnected	1	Disconnect										
			Connected	0	Connect										

7.36.8.33 FREQUENCY

Address offset: 0x524

TWI frequency. Accuracy depends on the HFCLK source selected.

Bit nur	mber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ААААААА	
Reset	0x040	00000		0 0 0 0 0 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	FREQUENCY			TWI master clock frequency
			K100	0x01980000	100 kbps
			K250	0x04000000	250 kbps
			K400	0x06400000	400 kbps
			K1000	0x0FF00000	1000 kbps

7.36.8.34 RXD.PTR

Address offset: 0x534

Data pointer



А	RW	PTR									0	Data	a po	oin	ter																		
ID	R/W	Field	Value ID	Val	ue						0	Des	crip	otio	n																		
Rese	t 0x000	00000		0	0	0	0	0 0) (0 0) (0 (0 (0	0 0) (0 0) (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID				А	A	А	A	ΑΑ	. /	A A	4 /	4 /	4 4	Δ,	A A	4 <i>/</i>	4 A	\	A A	A	A	A	A	А	А	А	А	А	А	А	A	A	A
Bit n	umber			31	30	29	28 2	27 20	62	25 2	42	3 2	2 2	12	20 1	91	8 1	71	6 15	51	4 13	3 1 2	11	10	9	8	7	6	5	4	3	2	1

See the memory chapter for details about which memories are available for EasyDMA.

7.36.8.35 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
ID			A A A A A A A A A A A A A A A A A A A	ΑΑΑ
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID				
A	RW	MAXCNT	[10xFFFF] Maximum number of bytes in receive buffer	

7.36.8.36 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	AMOUNT		[10xFFFF]	Number of bytes transferred in the last transaction. In case
		of NACK		of NACK error, includes the NACK'ed byte.	

7.36.8.37 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		ААА
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW LIST		List type
Disabled	0	Disable EasyDMA list
ArrayList	1	Use array list

7.36.8.38 TXD.PTR

Address offset: 0x544

Data pointer



ID A	mber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 1	1312111098765432
		A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A A A
ID R/W Field Value ID Value Description	0x0000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0
A RW PTR Data pointer		Data pointer	

See the memory chapter for details about which memories are available for EasyDMA.

7.36.8.39 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
ID			A A A A A A A A A A A A A A A A A A A	ΑΑΑ
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID				
A	RW	MAXCNT	[10xFFFF] Maximum number of bytes in transmit buffer	

7.36.8.40 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	AMOUNT		[10xFFFF]	Number of bytes transferred in the last transaction. In case
		of NACK		of NACK error, includes the NACK'ed byte.	

7.36.8.41 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		ААА
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW LIST		List type
Disabled	0	Disable EasyDMA list
ArrayList	1	Use array list

7.36.8.42 ADDRESS

Address offset: 0x588

Address used in the TWI transfer



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A A A A A A A A A A A Reset 0x00000000 Value ID Value Description	A RW ADDRESS		Address used in the TW	/I transfer		
ID A A A A A A A A	ID R/W Field					
	Reset 0x0000000	0 0 0 0 0 0 0	000000000	0000000	0 0 0 0 0	0000
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ID				ААА	АААА
	Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16	5 15 14 13 12 11 10 9	87654	3210

7.36.9 Electrical specification

7.36.9.1 TWIM interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIM,SCL}	Bit rates for TWIM ²⁸	100		1000	kbps
t _{TWIM,START}	Time from STARTRX/STARTTX task to transmission started		1.5		μs

7.36.9.2 Two Wire Interface Master (TWIM) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{twim,su_dat}	Data setup time before positive edge on SCL – all modes	20			ns
t _{TWIM,HD_DAT}	Data hold time after negative edge on SCL – 100, 250 and	500		625	ns
	400 kbps				
t _{TWIM,HD_DAT}	Data hold time after negative edge on SCL – 1000 kbps	250		315	ns
t _{TWIM,HD_STA,100kbps}	TWIM master hold time for START and repeated START	9900			ns
	condition, 100 kbps				
t _{TWIM,HD_STA,250kbps}	TWIM master hold time for START and repeated START	3900			ns
	condition, 250 kbps				
t _{TWIM,HD_STA,400kbps}	TWIM master hold time for START and repeated START	2400			ns
	condition, 400 kbps				
t _{TWIM,HD_} STA,1000kbps	TWIM master hold time for START and repeated START	900			ns
	condition, 1000 kbps				
t _{TWIM,SU_STO,100kbps}	TWIM master setup time from SCL high to STOP condition,	5000			ns
	100 kbps				
t _{TWIM,SU_STO,250kbps}	TWIM master setup time from SCL high to STOP condition,	2000			ns
	250 kbps				
t _{TWIM,SU_STO,400kbps}	TWIM master setup time from SCL high to STOP condition,	1250			ns
	400 kbps				
t _{TWIM,SU_STO,1000kbps}	TWIM master setup time from SCL high to STOP condition,	500			ns
	1000 kbps				
t _{TWIM,BUF,100kbps}	TWIM master bus free time between STOP and START	5250			ns
	conditions, 100 kbps				
t _{TWIM,BUF,250kbps}	TWIM master bus free time between STOP and START	2250			ns
	conditions, 250 kbps				
t _{TWIM,BUF,400kbps}	TWIM master bus free time between STOP and START	1500			ns
	conditions, 400 kbps				
t _{TWIM,BUF,1000kbps}	TWIM master bus free time between STOP and START	750			ns
	conditions, 1000 kbps				

²⁸ High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO — General purpose input/output on page 220 for more details.






Figure 220: TWIM timing diagram, 1 byte transaction

7.36.10 Pullup resistor




Figure 221: Recommended TWIM pullup value vs. line capacitance

- The I²C specification allows a line capacitance of 400 pF at most.
- The value of internal pullup resistor (R_{PU}) for nRF5340 can be found in GPIO General purpose input/ output on page 220.

7.37 TWIS — I^2C compatible two-wire interface slave with EasyDMA

TWI slave with EasyDMA (TWIS) is a two-wire half-duplex slave which can communicate with a master device connected to the same bus.

Listed here are the main features for TWIS:

- I²C compatible
- Supported baud rates: 100 and 400 kbps
- EasyDMA






Figure 222: TWI slave with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see the following figure. TWIS is only able to operate with a single master on the TWI bus.




Figure 223: A typical TWI setup comprising one master and three slaves

The following figure shows the TWI slave state machine.






Figure 224: TWI slave state machine

The following table contains descriptions of the symbols used in the state machine.

Symbol	Туре	Description
ENABLE	Register	The TWI slave has been enabled via the ENABLE register.
PREPARETX	Task	The TASKS_PREPARETX task has been triggered.
STOP	Task	The TASKS_STOP task has been triggered.
PREPARERX	Task	The TASKS_PREPARERX task has been triggered.
STOPPED	Event	The EVENTS_STOPPED event was generated.
RXSTARTED	Event	The EVENTS_RXSTARTED event was generated.
TXSTARTED	Event	The EVENTS_TXSTARTED event was generated.
TX prepared	Internal	Internal flag indicating that a TASKS_PREPARETX task has been triggered. This flag is not visible to the
		user.
RX prepared	Internal	Internal flag indicating that a TASKS_PREPARERX task has been triggered. This flag is not visible to the
		user.
Unprepare TX	Internal	Clears the internal 'TX prepared' flag until next TASKS_PREPARETX task.
Unprepare RX	Internal	Clears the internal 'RX prepared' flag until next TASKS_PREPARERX task.
Stop condition	TWI protocol	A TWI stop condition was detected.
Restart condition	TWI protocol	A TWI restart condition was detected.

Table 169: TWI slave state machine symbols

TWIS can perform clock stretching, with the premise that the master is able to support it.



It operates in a low power mode while waiting for a TWI master to initiate a transfer. As long as TWIS is not addressed, it will remain in this low power mode.

To secure correct behavior of the TWI slave, PSEL.SCL, PSEL.SDA, CONFIG, and the ADDRESS[n] registers must be configured prior to enabling the TWI slave through the ENABLE register. Similarly, changing these settings must be performed while the TWI slave is disabled. Failing to do so may result in unpredictable behavior.

7.37.1 Shared resources

TWIS shares registers and other resources with other peripherals that have the same ID as TWIS.

Therefore, you must disable all peripherals that have the same ID as the TWI slave before TWIS can be configured and used. Disabling a peripheral that has the same ID as the TWI slave will not reset any of the registers that are shared with TWIS. It is therefore important to configure all relevant registers explicitly to secure that TWIS operates correctly.

The Instantiation table in Peripherals on page 146 shows which peripherals have the same ID as TWIS.

7.37.2 EasyDMA

TWIS implements EasyDMA for accessing RAM without CPU involvement.

The following table shows the Easy DMA channels that TWIS implements.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 170: TWIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 150.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

7.37.3 TWIS responding to a read command

Before TWIS can respond to a read command, it must be configured correctly and enabled via the ENABLE register. When enabled, TWIS will be in its IDLE state.

A read command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the TWI slave.

TWIS is able to listen for up to two addresses at the same time. This is configured in the ADDRESS registers and the CONFIG register.

TWIS will only acknowledge (ACK) the read command if the address presented by the master matches one of the addresses the slave is configured to listen for. TWIS will generate a READ event when it acknowledges the read command.

TWIS is only able to detect a read command from the IDLE state.

TWIS will set an internal 'TX prepared' flag when the PREPARETX task is triggered.

When the read command is received, TWIS will enter the TX state if the internal 'TX prepared' flag is set.

If the internal 'TX prepared' flag is not set when the read command is received, TWIS will stretch the master's clock until the PREPARETX task is triggered and the internal 'TX prepared' flag is set.



TWIS will generate the TXSTARTED event and clear the 'TX prepared' flag ('unprepare TX') when it enters the TX state. In this state TWIS will send the data bytes found in the transmit buffer to the master using the master's clock.

TWIS will go back to the IDLE state if the TWI slave receives a restart command when it is in the TX state.

TWIS is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. TWIS will clear the 'TX prepared' flag ('unprepare TX') and go back to the IDLE state when it has stopped.

The transmit buffer is located in RAM at the address specified in the TXD.PTR register. TWIS will only be able to send TXD.MAXCNT bytes from the transmit buffer for each transaction. If the TWI master forces the slave to send more than TXD.MAXCNT bytes, the slave will send the byte specified in the ORC register to the master instead. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers RXD.PTR, TXD.PTR, RXD.AMOUNT, and TXD.AMOUNT, are latched when the TXSTARTED event is generated.

TWIS can be forced to stop by triggering the STOP task. A STOPPED event will be generated when TWIS has stopped. TWIS will clear the 'TX prepared' flag and go back to the IDLE state when it has stopped, see also Terminating an ongoing TWI transaction on page 654.

Each byte sent from the slave will be followed by an ACK/NACK bit sent from the master. The TWI master will generate a NACK following the last byte that it wants to receive to tell the slave to release the bus so that the TWI master can generate the stop condition. The TXD.AMOUNT register can be queried after a transaction to see how many bytes were sent.

A typical TWIS read command response is illustrated in the following figure, including clock stretching following a SUSPEND task.




Figure 225: TWIS responding to a read command

7.37.4 TWIS responding to a write command

Before TWIS can respond to a write command, TWIS must be configured correctly and enabled via the ENABLE register. When enabled, TWIS will be in its IDLE state.

A write command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the slave.

TWIS is able to listen for up to two addresses at the same time. This is configured in the ADDRESS registers and the CONFIG register.



TWIS will only acknowledge (ACK) the write command if the address presented by the master matches one of the addresses the slave is configured to listen for. TWIS will generate a WRITE event if it acknowledges the write command.

TWIS is only able to detect a write command from the IDLE state.

TWIS will set an internal 'RX prepared' flag when the PREPARERX task is triggered.

When the write command is received, TWIS will enter the RX state if the internal 'RX prepared' flag is set.

If the internal 'RX prepared' flag is not set when the write command is received, TWIS will stretch the master's clock until the PREPARERX task is triggered and the internal 'RX prepared' flag is set.

TWIS will generate the RXSTARTED event and clear the internal 'RX prepared' flag ('unprepare RX') when it enters the RX state. In this state, TWIS will be able to receive the bytes sent by the TWI master.

TWIS will go back to the IDLE state if TWIS receives a restart command when it is in the RX state.

TWIS is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. TWIS will clear the internal 'RX prepared' flag ('unprepare RX') and go back to the IDLE state when it has stopped.

The receive buffer is located in RAM at the address specified in the RXD.PTR register. TWIS will only be able to receive as many bytes as specified in the RXD.MAXCNT register. If the TWI master tries to send more bytes to the slave than it can receive, the extra bytes are discarded and NACKed by the slave. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see RXD.PTR etc., are latched when the RXSTARTED event is generated.

TWIS can be forced to stop by triggering the STOP task. A STOPPED event will be generated when TWIS has stopped. TWIS will clear the internal 'RX prepared' flag and go back to the IDLE state when it has stopped, see also Terminating an ongoing TWI transaction on page 654.

TWIS will generate an ACK after every byte received from the master. The RXD.AMOUNT register can be queried after a transaction to see how many bytes were received.

A typical TWIS write command response is illustrated in the following figure, including clock stretching following a SUSPEND task.




Figure 226: TWIS responding to a write command

7.37.5 Master repeated start sequence

An example of a repeated start sequence is one in which the TWI master writes two bytes to TWIS followed by reading four bytes from the slave.



This is illustrated in the following figure.

In this example, the receiver does not know what the master wants to read in advance. This information is in the first two received bytes of the write in the repeated start sequence. To guarantee that the CPU is able to process the received data before TWIS starts to reply to the read command, the SUSPEND task is triggered via a shortcut from the READ event generated when the read command is received. When the CPU has processed the incoming data and prepared the correct data response, the CPU will resume the transaction by triggering the RESUME task.




Figure 227: Repeated start sequence

7.37.6 Terminating an ongoing TWI transaction

In some situations, e.g. if the external TWI master is not responding correctly, it may be required to terminate an ongoing transaction.

This can be achieved by triggering the STOP task. In this situation, a STOPPED event will be generated when the TWI has stopped independent of whether or not a STOP condition has been generated on the TWI bus. The TWI slave will release the bus when it has stopped and go back to its IDLE state.

7.37.7 Low power

To ensure lowest possible power consumption when the peripheral is not needed stop and disable TWIS.

The STOP task may not be always needed (the peripheral might already be stopped), but if the task is triggered, software shall wait until the STOPPED event is generated before disabling the peripheral through the ENABLE register.

7.37.8 Slave mode pin configuration

The SCL and SDA signals are mapped to physical pins using the PSEL.SCL and PSEL.SDA registers.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as TWIS is enabled, and retained only as long as the device is in System ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL and PSEL.SDA must only be configured when TWIS is disabled.

To secure correct signal levels on the pins used by TWIS while in System OFF mode, and when TWIS is disabled, these pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.



TWI slave signal	TWI slave pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	S0D1
SDA	As specified in PSEL.SDA	Input	Not applicable	SOD1

Table 171: GPIO configuration before enabling peripheral

7.37.9 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50008000 APPLICATION 1		TWIS0 : S	US	SA	Two-wire interface slave 0	
0x40008000		TWIS0 : NS	03	SA	Two-wire interface slave o	
0x50009000 APPLICATION 1		TWIS1 : S	US	SA	Two-wire interface slave 1	
0x40009000		TWIS1 : NS	05	34	Two wire interface slave 1	
0x5000B000 APPLICATION 1		TWIS2 : S	us	SA	Two-wire interface slave 2	
0x4000B000		TWIS2 : NS	05	54	Two wire interface slave 2	
0x5000C000 APPLICATION 1		TWIS3 : S	us	SA	Two-wire interface slave 3	
0x4000C000		TWIS3 : NS	05	34	Two wire interface slave s	
0x41013000 NETWORK 1	TWIS	TWIS0	NS	NA	Two-wire interface slave 0	

Table 172: Instances

Register	Offset	Security	Description
TASKS_STOP	0x014		Stop TWI transaction
TASKS_SUSPEND	0x01C		Suspend TWI transaction
TASKS_RESUME	0x020		Resume TWI transaction
TASKS_PREPARERX	0x030		Prepare the TWI slave to respond to a write command
TASKS_PREPARETX	0x034		Prepare the TWI slave to respond to a read command
SUBSCRIBE_STOP	0x094		Subscribe configuration for task STOP
SUBSCRIBE_SUSPEND	0x09C		Subscribe configuration for task SUSPEND
SUBSCRIBE_RESUME	0x0A0		Subscribe configuration for task RESUME
SUBSCRIBE_PREPARERX	0x0B0		Subscribe configuration for task PREPARERX
SUBSCRIBE_PREPARETX	0x0B4		Subscribe configuration for task PREPARETX
EVENTS_STOPPED	0x104		TWI stopped
EVENTS_ERROR	0x124		TWI error
EVENTS_RXSTARTED	0x14C		Receive sequence started
EVENTS_TXSTARTED	0x150		Transmit sequence started
EVENTS_WRITE	0x164		Write command received
EVENTS_READ	0x168		Read command received
PUBLISH_STOPPED	0x184		Publish configuration for event STOPPED
PUBLISH_ERROR	0x1A4		Publish configuration for event ERROR
PUBLISH_RXSTARTED	0x1CC		Publish configuration for event RXSTARTED
PUBLISH_TXSTARTED	0x1D0		Publish configuration for event TXSTARTED
PUBLISH_WRITE	0x1E4		Publish configuration for event WRITE
PUBLISH_READ	0x1E8		Publish configuration for event READ
SHORTS	0x200		Shortcuts between local events and tasks
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ERRORSRC	0x4D0		Error source
MATCH	0x4D4		Status register indicating which address had a match
ENABLE	0x500		Enable TWIS
PSEL.SCL	0x508		Pin select for SCL signal
PSEL.SDA	0x50C		Pin select for SDA signal



Register	Offset	Security	Description
RXD.PTR	0x534		RXD Data pointer
RXD.MAXCNT	0x538		Maximum number of bytes in RXD buffer
RXD.AMOUNT	0x53C		Number of bytes transferred in the last RXD transaction
RXD.LIST	0x540		EasyDMA list type
TXD.PTR	0x544		TXD Data pointer
TXD.MAXCNT	0x548		Maximum number of bytes in TXD buffer
TXD.AMOUNT	0x54C		Number of bytes transferred in the last TXD transaction
TXD.LIST	0x550		EasyDMA list type
ADDRESS[n]	0x588		TWI slave address n
CONFIG	0x594		Configuration register for the address match mechanism
ORC	0x5C0		Over-read character. Character sent out in case of an over-read of the transmit buffer.

Table 173: Register overview

7.37.9.1 TASKS_STOP

Address offset: 0x014

Stop TWI transaction

Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STOP			Stop TWI transaction
			Trigger	1	Trigger task

7.37.9.2 TASKS_SUSPEND

Address offset: 0x01C

Suspend TWI transaction

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	W	TASKS_SUSPEND			Suspend TWI transaction
			Trigger	1	Trigger task

7.37.9.3 TASKS_RESUME

Address offset: 0x020

Resume TWI transaction

Bit n	umber			31 30 29 28 27 26 25 24 23 22 2	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					ption
А	W	TASKS_RESUME		Resum	ne TWI transaction
			Trigger	1 Trigger	r task



7.37.9.4 TASKS_PREPARERX

Address offset: 0x030

Prepare the TWI slave to respond to a write command

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	W	TASKS_PREPARERX			Prepare the TWI slave to respond to a write command
			Trigger	1	Trigger task

7.37.9.5 TASKS_PREPARETX

Address offset: 0x034

Prepare the TWI slave to respond to a read command

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_PREPARETX			Prepare the TWI slave to respond to a read command
			Trigger	1	Trigger task

7.37.9.6 SUBSCRIBE_STOP

Address offset: 0x094

Subscribe configuration for task STOP

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.37.9.7 SUBSCRIBE_SUSPEND

Address offset: 0x09C

Subscribe configuration for task SUSPEND

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	CHIDX		[2550]	DPPI channel that task SUSPEND will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription



7.37.9.8 SUBSCRIBE_RESUME

Address offset: 0x0A0

Subscribe configuration for task RESUME

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task RESUME will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.37.9.9 SUBSCRIBE_PREPARERX

Address offset: 0x0B0

Subscribe configuration for task PREPARERX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task PREPARERX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.37.9.10 SUBSCRIBE_PREPARETX

Address offset: 0x0B4

Subscribe configuration for task PREPARETX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task PREPARETX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.37.9.11 EVENTS_STOPPED

Address offset: 0x104

TWI stopped



Bit nu	ımber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	: 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EVENTS_STOPPED			TWI stopped
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.37.9.12 EVENTS_ERROR

Address offset: 0x124

TWI error

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_ERROR			TWI error
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.37.9.13 EVENTS_RXSTARTED

Address offset: 0x14C

Receive sequence started

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_RXSTARTED			Receive sequence started
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.37.9.14 EVENTS_TXSTARTED

Address offset: 0x150

Transmit sequence started

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_TXSTARTED			Transmit sequence started
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.37.9.15 EVENTS_WRITE

Address offset: 0x164

Write command received



Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_WRITE			Write command received
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.37.9.16 EVENTS_READ

Address offset: 0x168

Read command received

Bit n	umber			313	0 29 3	28 27	26 2	5 24	232	22.2	1 20	19 1	.8 17	16	15 3	L4 13	3 1 2 1	11 10	9	8	7	6	5 4	13	2	1 0
ID																										А
Rese	t 0x000	00000		0 0	0 0	0 0	0 (0 0	0	0 0	0 (0	0 0	0	0	0 0	0	0 0	0	0	0	0	0 0	0 0	0	0 0
ID																										
А	RW	EVENTS_READ							Rea	nd co	omm	nand	rece	eive	d											
			NotGenerated	0					Eve	nt n	ot g	ener	atec	I												
			Generated	1					Eve	nt g	ener	rated	ł													

7.37.9.17 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event STOPPED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event STOPPED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.37.9.18 PUBLISH_ERROR

Address offset: 0x1A4

Publish configuration for event ERROR

Bit n	umber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event ERROR will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.37.9.19 PUBLISH_RXSTARTED

Address offset: 0x1CC



Publish configuration for event RXSTARTED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event RXSTARTED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.37.9.20 PUBLISH_TXSTARTED

Address offset: 0x1D0

Publish configuration for event TXSTARTED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event TXSTARTED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.37.9.21 PUBLISH_WRITE

Address offset: 0x1E4

Publish configuration for event WRITE

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event WRITE will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.37.9.22 PUBLISH_READ

Address offset: 0x1E8

Publish configuration for event READ



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event READ will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.37.9.23 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	WRITE_SUSPEND			Shortcut between event WRITE and task SUSPEND
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	READ_SUSPEND			Shortcut between event READ and task SUSPEND
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

7.37.9.24 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit r	number			313	30 2	9 28	27 2	6 2	5 24	4 23	3 23	2 2 1	L 20) 19	18	17 1	61	15 1	41	3 12	2 1	1 10	9	8	7	6 5	54	3	2	1
ID								НG	3				F	Е									В							A
	et 0x000	00000		0	0 0	0 0) 0	0 0	0			0	0 0)	0 () (0 0	0	0		0	0	0 0	0 0	0		
A	RW	STOPPED								Er	nat	ole c	or d	lisat	ole i	nter	rru	pt f	or	evei	nt S	то	PPE	D						
			Disabled	0						D	isa	ble																		
			Enabled	1						Er	nab	le																		
В	RW	ERROR								Er	nab	ole c	or d	lisat	ole i	nter	rru	pt f	or	evei	nt E	RR	OR							
			Disabled	0						D	lisa	ble																		
			Enabled	1						Er	nat	le																		
E	RW	RXSTARTED								Er	nat	ole c	or d	lisat	ole i	nter	rru	pt f	or	evei	nt F	RXST	AR	TED						
			Disabled	0						D	oisa	ble																		
			Enabled	1						Er	nab	le																		
F	RW	TXSTARTED								Er	nab	ole c	or d	lisat	ole i	nter	rru	pt f	or	evei	nt 1	XST	AR	TED						
			Disabled	0						D	oisa	ble																		
			Enabled	1						Er	nab	le																		
G	RW	WRITE								Er	nab	ole c	or d	lisat	ole i	nter	rru	pt f	or	evei	nt N	NRI	TE							
			Disabled	0						D	oisa	ble																		
			Enabled	1						Er	nat	le																		
н	RW	READ								Er	nab	ole c	or d	lisat	ole i	nter	rru	pt f	or	evei	nt F	REA	D							
			Disabled	0						D	lisa	ble																		
			Enabled	1						Er	nat	le																		



7.37.9.25 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 2	27 26 2	25 24	123	22 21	20 19	18 1	7 16	15 1	4 1 3	12 1	11	09	8	7	65	4	3 2	21	0
ID					Н	G			FΕ							В						А	
Rese	t 0x000	00000		0 0 0 0	0 0	0 0	0	0 0	0 0	0 0	0 0	0 0	0 (0	0 0	0 0	0	0	0 0	0	0 (0 0	0
A	RW	STOPPED					Wr	rite '1'	to ena	ble i	inter	rupt	for	even	t ST	OPF	PED						
			Set	1			Ena	able															
			Disabled	0			Rea	ad: Dis	sabled														
			Enabled	1			Rea	ad: En	abled														
В	RW	ERROR					Wr	rite '1'	to ena	ble i	inter	rupt	for	even	t EF	ROI	R						
			Set	1			Ena	able															
			Disabled	0			Rea	ad: Dis	sabled														
			Enabled	1			Rea	ad: En	abled														
E	RW	RXSTARTED					Wr	rite '1'	to ena	ble	inter	rupt	for	even	t R)	(STA	RTE	D					
			Set	1			Ena	able															
			Disabled	0			Rea	ad: Dis	sabled														
			Enabled	1			Rea	ad: En	abled														
F	RW	TXSTARTED					Wr	rite '1'	to ena	ble	inter	rupt	for	even	t TX	STA	RTE	D					
			Set	1			Ena	able															
			Disabled	0			Rea	ad: Dis	sabled														
			Enabled	1			Rea	ad: En	abled														
G	RW	WRITE					Wr	rite '1'	to ena	ble i	inter	rupt	for	even	t W	RITE	-						
			Set	1			Ena	able															
			Disabled	0			Rea	ad: Dis	sabled														
			Enabled	1			Rea	ad: En	abled														
н	RW	READ					Wr	rite '1'	to ena	ble	inter	rupt	for	even	t RE	AD							
			Set	1			Ena	able															
			Disabled	0			Rea	ad: Dis	sabled														
			Enabled	1			Rea	ad: En	abled														

7.37.9.26 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27	26 2	5 24	23 2	22 21	20 3	19 18	8 17	16 1	.5 14	13	12 1	1 10	9	8	76	5 5	4	3	2 1	. 0
ID					нс	G			F	E							В						A	ι
Rese	et 0x000	00000		0 0 0 0 0	0 0	0 0	0 (0 0	0	0 0	0	0	0 0	0	0 0	0	0	0	0 0	0 0	0	0 (0 0	0
ID																								
А	RW	STOPPED					Writ	te '1'	to c	disab	ole in	terr	upt	for e	event	STC	OPP	ED						
			Clear	1			Disa	able																
			Disabled	0			Rea	d: Dis	sabl	ed														
			Enabled	1			Rea	d: En	able	ed														
В	RW	ERROR					Writ	te '1'	to c	disab	ole in	terr	upt	for e	event	ERF	ROR							
			Clear	1			Disa	able																
			Disabled	0			Rea	d: Dis	sabl	ed														
			Enabled	1			Rea	d: En	able	ed														
Е	RW	RXSTARTED					Writ	te '1'	to c	disab	ole in	terr	upt	for e	event	RXS	STAI	RTEI	C					
			Clear	1			Disa	able																



																														-
Bit r	umber			31 30	0 29 2	28 27	262	25 2	242	3 22	21	20	19 1	8 1	171	61	51	4 13	12	11	10	9	8	7	6	54	3	2	1)
ID							н	G				F	E									В							А	
Rese	et 0x000	00000		0 0	0 0	0 0	0	0	0 (0 0	0	0	0 0)	0 0) () (0	0	0	0	0	0	0	0	0 0	0	0	0	D
ID																														
			Disabled	0					F	Read:	Dis	abl	ed																	
			Enabled	1					F	Read:	Ena	able	ed																	
F	RW	TXSTARTED							٧	Vrite	'1'	to d	disat	ole	int	err	upt	for	eve	nt	TXS	TAR	RTEI	C						
			Clear	1					C	Disab	le																			
			Disabled	0					F	Read:	Dis	abl	ed																	
			Enabled	1					F	Read:	Ena	able	ed																	
G	RW	WRITE							٧	Vrite	'1'	to d	disat	ole	int	err	upt	for	eve	nt	WR	TE								
			Clear	1					C	Disab	le																			
			Disabled	0					F	Read:	Dis	abl	ed																	
			Enabled	1					F	Read:	Ena	able	ed																	
н	RW	READ							٧	Vrite	'1'	to d	disat	ole	int	err	upt	for	eve	nt	REA	D								
			Clear	1					C	Disab	le																			
			Disabled	0					F	Read:	Dis	abl	ed																	
			Enabled	1					F	Read:	Ena	able	ed																	

7.37.9.27 ERRORSRC

Address offset: 0x4D0

Error source

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	OVERFLOW			RX buffer overflow detected, and prevented
			NotDetected	0	Error did not occur
			Detected	1	Error occurred
В	RW	DNACK			NACK sent after receiving a data byte
			NotReceived	0	Error did not occur
			Received	1	Error occurred
С	RW	OVERREAD			TX buffer over-read detected, and prevented
			NotDetected	0	Error did not occur
			Detected	1	Error occurred

7.37.9.28 MATCH

Address offset: 0x4D4

Status register indicating which address had a match

Bit r	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А	R	MATCH	[01]	Indication of which address in {ADDRESS} that matched the
				incoming address

7.37.9.29 ENABLE

Address offset: 0x500



Enable TWIS

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ENABLE			Enable or disable TWIS
			Disabled	0	Disable TWIS
			Enabled	9	Enable TWIS

7.37.9.30 PSEL.SCL

Address offset: 0x508

Pin select for SCL signal

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Rese	t OxFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.37.9.31 PSEL.SDA

Address offset: 0x50C

Pin select for SDA signal

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВААААА
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	$1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \$
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.37.9.32 RXD.PTR

Address offset: 0x534

RXD Data pointer



Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
ID		AAAAA
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0
ID R/W Field Value ID		
A RW PTR	RXD Data pointer	

See the memory chapter for details about which memories are available for EasyDMA.

7.37.9.33 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in RXD buffer

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID			A A A A A A A A A A A A A A A A A A A	A A
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID				
A	RW	MAXCNT	[10xFFFF] Maximum number of bytes in RXD buffer	

7.37.9.34 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last RXD transaction

000000000000000000000000000000000000000
0 0 0 0 0 0 0 0 0 0 0 0 0
31211109876543210
4 1

7.37.9.35 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW LIST		List type
Disabled	0	Disable EasyDMA list
ArrayLis	1	Use array list

7.37.9.36 TXD.PTR

Address offset: 0x544

TXD Data pointer



Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A RW PTR	TXD Data pointer

See the memory chapter for details about which memories are available for EasyDMA.

7.37.9.37 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in TXD buffer

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID			A A A A A A A A A A A A A A A A A A A	А
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID				
A	RW	MAXCNT	[10xFFFF] Maximum number of bytes in TXD buffer	

7.37.9.38 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last TXD transaction

Bit number 31 30 29 28 7 26 25 24 23 22 1 20 19 18 17 16 15 14 13 12 11 0 9 8 7 6 5 4 3 1 10 8 8 6 6 6 7 8 8 7 6 7 8 7 6 7 8 7 6 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 <th< th=""><th>A R</th><th>AMOUNT</th><th>[10xFFFF]</th><th>Number of bytes transf</th><th>erred in the last TXI</th><th>O transaction</th><th></th></th<>	A R	AMOUNT	[10xFFFF]	Number of bytes transf	erred in the last TXI	O transaction	
ID A A A A A A A A A A A A A A A A A A A	ID R/W						
	Reset 0x000	000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	ID				AAAAAA	ААААААА	ΑΑΑ
	Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	5 15 14 13 12 11 10	9876543	2 1 0

7.37.9.39 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Va			Description
A RW LIST			List type
D	isabled	0	Disable EasyDMA list
A	rrayList	1	Use array list

7.37.9.40 ADDRESS[n] (n=0..1)

Address offset: 0x588 + (n × 0x4)

TWI slave address n



Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААААА
Rese	et 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
	RW	ADDRESS		TWI slave address

7.37.9.41 CONFIG

Address offset: 0x594

Configuration register for the address match mechanism

Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B A
Reset 0x000	00001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W				
A-B RW	ADDRESS[i] (i=01)			Enable or disable address matching on ADDRESS[i]
		Disabled	0	Disabled
		Enabled	1	Enabled

7.37.9.42 ORC

Address offset: 0x5C0

Over-read character. Character sent out in case of an over-read of the transmit buffer.

A RW	ORC			Over-read character. Character sent out in case of an over- read of the transmit buffer.
ID R/V	V Field	Value ID	Value	Description
Reset 0x0	0000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit numbe	er		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.37.10 Electrical specification

7.37.10.1 TWIS slave timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIS,SCL}	Bit rates for TWIS ²⁹	100		400	kbps
t _{TWIS,START}	Time from PREPARERX/PREPARETX task to ready to receive/		1.5		μs
	transmit				
t _{TWIS,SU_DAT}	Data setup time before positive edge on SCL – all modes	20			ns
t_{TWIS,HD_DAT}	Data hold time after negative edge on SCL – all modes	350		600	ns
t _{TWIS,HD_STA,100kbps}	TWI slave hold time from for START condition (SDA low to	500			ns
	SCL low), 100 kbps				
$t_{\text{TWIS},\text{HD}_\text{STA},400\text{kbps}}$	TWI slave hold time from for START condition (SDA low to	500			ns
	SCL low), 400 kbps				
t _{TWIS,SU_STO,100kbps}	TWI slave setup time from SCL high to STOP condition, 100	500			ns
	kbps				

²⁹ High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.



Symbol	Description	Min.	Тур.	Max.	Units
t _{TWIS,SU_STO,400kbps}	TWI slave setup time from SCL high to STOP condition, 400	500			ns
	kbps				
t _{TWIS,BUF,100kbps}	TWI slave bus free time between STOP and START	500			ns
	conditions, 100 kbps				
t _{TWIS,BUF,400kbps}	TWI slave bus free time between STOP and START	500			ns
	conditions, 400 kbps				
SCL	STA the_dat	ts	U_STO	→ t _{BUF}	
SDA			\		

Figure 228: TWIS timing diagram, 1 byte transaction

7.38 UARTE — Universal asynchronous receiver/ transmitter with EasyDMA

The Universal asynchronous receiver/transmitter with EasyDMA (UARTE) offers fast, full-duplex, asynchronous serial communication. Built-in flow control (CTS, RTS) is supported in hardware at a rate up to 1 Mbps and EasyDMA data transfer to and from RAM.

The main features of UARTE are the following:

- Full-duplex operation
- Automatic hardware flow control
- Optional even parity bit checking and generation
- EasyDMA
- Up to 1 Mbps baudrate
- Return to IDLE between transactions supported (when using HW flow control)
- One or two stop bit
- Least significant bit (LSB) first




Figure 229: UARTE configuration

The GPIOs used for each UART interface can be chosen from any GPIO on the device and are independently configurable. This enables device pinout flexibility and efficient use of board space and signal routing.

Note: The external crystal oscillator must be enabled to obtain sufficient clock accuracy for stable communication. See CLOCK — Clock control on page 69 for more information.



7.38.1 EasyDMA

UARTE implements EasyDMA for reading and writing to and from the RAM.

If the TXD.PTR and the RXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

The RXD.PTR, TXD.PTR, RXD.MAXCNT, and TXD.MAXCNT registers are double-buffered. They can be updated and prepared for the next reception or transmission immediately after having received the RXSTARTED or TXSTARTED event.

The ENDRX and ENDTX events indicate that the EasyDMA is finished accessing the RX or TX buffer in RAM.

7.38.2 Transmission

The first step of a DMA transmission is storing bytes in the transmit buffer and configuring EasyDMA. This is achieved by writing the initial address pointer to TXD.PTR, and the number of bytes to transmit from the RAM buffer to TXD.MAXCNT. The UARTE transmission is started by triggering the STARTTX task.

After each byte has been sent over the TXD line, a TXDRDY event will be generated.

When all bytes have been transmitted, the transmission will automatically end and the ENDTX event will be generated.

A UARTE transmission sequence is stopped by triggering the STOPTX task. A TXSTOPPED event will be generated when the UARTE transmitter has stopped.

If the ENDTX event has not already been generated when the UARTE transmitter has come to a stop, UARTE will generate the ENDTX event explicitly even though all bytes specified in the TXD.MAXCNT register have not been transmitted.

If flow control is enabled through the HWFC field in the CONFIG register, a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as shown in the following figure. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.




Figure 230: UARTE transmission

The UARTE transmitter is in its lowest activity level consuming the least amount of energy when it is stopped. That is, before it is started via STARTTX or after it has been stopped via STOPTX and the



TXSTOPPED event has been generated. See POWER — Power control on page 43 for more information about power modes.

7.38.3 Reception

The UARTE receiver is started by triggering the STARTRX task. The UARTE receiver uses EasyDMA to store incoming data in an RX buffer in RAM.

The RX buffer is located at the address specified in the RXD.PTR register. The RXD.PTR register is doublebuffered and it can be updated and prepared for the next STARTRX task immediately after the RXSTARTED event is generated. The size of the RX buffer is specified in the RXD.MAXCNT register. UARTE generates an ENDRX event when it has filled up the RX buffer, as seen in the following figure.

For each byte received over the RXD line, an RXDRDY event is generated. This event is likely to occur before the corresponding data has been transferred to Data RAM.

The RXD.AMOUNT register can be queried following an ENDRX event to see how many new bytes have been transferred to the RX buffer in RAM since the previous ENDRX event.




Figure 231: UARTE reception

The UARTE receiver is stopped by triggering the STOPRX task. An RXTO event is generated when the UARTE has stopped. UARTE makes sure that an impending ENDRX event is generated before the RXTO event is generated. This means that UARTE guarantees that no ENDRX event is generated after RXTO, unless UARTE is restarted or a FLUSHRX command is issued after the RXTO event is generated.

Note: If the ENDRX event has not been generated when the UARTE receiver stops, indicating that all pending content in the RX FIFO has been moved to the RX buffer, UARTE generates the ENDRX event explicitly even though the RX buffer is not full. In this scenario the ENDRX event is generated before the RXTO event is generated.

To determine the amount of bytes the RX buffer has received, the CPU can read the RXD.AMOUNT register following the ENDRX event or the RXTO event.



UARTE can receive up to four bytes after the STOPRX task has been triggered, if these are sent in succession immediately after the RTS signal is deactivated.

After the RXTO event is generated, the internal RX FIFO may still contain data. To move this data to RAM, the FLUSHRX task must be triggered. The RX buffer should be emptied, or the RXD.PTR register should be updated before the FLUSHRX task is triggered. This ensures the data in the RX buffer is not overwritten. To make sure that all data in the RX FIFO is moved to the RX buffer, the RXD.MAXCNT register must be set to RXD.MAXCNT > 4, as seen in the following figure. The UARTE will generate the ENDRX event after completing the FLUSHRX task even if the RX FIFO was empty or if the RX buffer does not fill up. After the ENDRX event, the RXD.AMOUNT register holds the actual amount of bytes transferred to the RX buffer.




Figure 232: UARTE reception with forced stop via STOPRX

If hardware flow control is enabled through the HWFC field in the CONFIG register, the RTS signal will be deactivated when the receiver is stopped via the STOPRX task or when the UARTE is only able to receive four more bytes in its internal RX FIFO.

With flow control disabled, the UARTE will function in the same way as when the flow control is enabled except that the RTS line will not be used. This means that no signal will be generated when the UARTE has reached the point where it is only able to receive four more bytes in its internal RX FIFO. Data received when the internal RX FIFO is filled up, will be lost.

The UARTE receiver will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTRX or after it has been stopped via STOPRX and the RXTO event has been generated. See POWER — Power control on page 43 for more information about power modes.

7.38.4 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

An ERROR event will not stop reception. If the error was a parity error, the received byte is still transferred into Data RAM along with any following bytes. If a framing error occurs (wrong stop bit), that byte will not be stored into Data RAM but following incoming bytes will.

7.38.5 Using the UARTE without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.

7.38.6 Parity and stop bit configuration

Automatic even parity generation for both transmission and reception can be configured using the register CONFIG on page 691. If odd parity is desired, it can be configured using the register CONFIG on page 691. See the register description for details.



The amount of stop bits can also be configured through the register CONFIG on page 691.

7.38.7 Low power

To ensure lowest possible power consumption when the peripheral is not needed, stop and disable UARTE.

The STOPTX and STOPRX tasks may not be always needed (the peripheral might already be stopped), but if STOPTX and/or STOPRX is sent, software shall wait until the TXSTOPPED and/or RXTO event is received in response, before disabling the peripheral through the ENABLE register.

7.38.8 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with UARTE are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers respectively.

The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UARTE is enabled, and retained only for the duration the device is in System ON mode. PSEL.RXD, PSEL.RTS, PSEL.RTS, and PSEL.TXD must only be configured when the UARTE is disabled.

To secure correct signal levels on the pins by the UARTE when in System OFF mode, the pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UARTE signal	UARTE pin	Direction	Output value
RXD	As specified in PSEL.RXD	Input	Not applicable
CTS	As specified in PSEL.CTS	Input	Not applicable
RTS	As specified in PSEL.RTS	Output	1
TXD	As specified in PSEL.TXD	Output	1

Table 174: GPIO configuration before enabling peripheral

7.38.9 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50008000		UARTE0 : S			Universal asynchronous	
APPLICATIO 0x40008000	N UARTE	UARTEO : NS	US	SA	receiver/transmitter with	
0,40008000		UANTLU . NO			EasyDMA 0	
0x50009000		UARTE1 : S			Universal asynchronous	
APPLICATIO 0x40009000	N UARTE	UARTE1 : NS	US	SA	receiver/transmitter with	
0,40009000		UANTET . NO			EasyDMA 1	
0x5000B000		UARTE2 : S			Universal asynchronous	
APPLICATIO 0x4000B000	N UARTE	UARTE2 : NS	US	SA	receiver/transmitter with	
0,40000000		UANTEZ . NO			EasyDMA 2	
0x5000C000		UARTE3 : S			Universal asynchronous	
APPLICATIO 0x4000C000	N UARTE	UARTE3 : NS	US	SA	receiver/transmitter with	
0,40000000		UANIES . NS			EasyDMA 3	
0x41013000 NETWORK	UARTE	UARTE0	NS	NA	Universal asynchronous	
					receiver/transmitter	

Table 175: Instances



Register	Offset	Security	Description
TASKS_STARTRX	0x000		Start UART receiver
TASKS_STOPRX	0x004		Stop UART receiver
TASKS_STARTTX	0x008		Start UART transmitter
TASKS_STOPTX	0x00C		Stop UART transmitter
TASKS_FLUSHRX	0x02C		Flush RX FIFO into RX buffer
SUBSCRIBE_STARTRX	0x080		Subscribe configuration for task STARTRX
- SUBSCRIBE_STOPRX	0x084		Subscribe configuration for task STOPRX
SUBSCRIBE_STARTTX	0x088		Subscribe configuration for task STARTTX
SUBSCRIBE_STOPTX	0x08C		Subscribe configuration for task STOPTX
SUBSCRIBE_FLUSHRX	0x0AC		Subscribe configuration for task FLUSHRX
EVENTS_CTS	0x100		CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104		CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108		Data received in RXD (but potentially not yet transferred to Data RAM)
EVENTS_ENDRX	0x110		Receive buffer is filled up
EVENTS_TXDRDY	0x11C		Data sent from TXD
EVENTS_ENDTX	0x120		Last TX byte transmitted
EVENTS_ERROR	0x120		Error detected
EVENTS RXTO	0x144		Receiver timeout
EVENTS_RXSTARTED	0x14C		UART receiver has started
EVENTS_TXSTARTED	0x150		UART transmitter has started
EVENTS_TXSTOPPED	0x158		Transmitter stopped
PUBLISH_CTS	0x180		Publish configuration for event CTS
PUBLISH_NCTS	0x180		Publish configuration for event NCTS
PUBLISH_RXDRDY	0x188		Publish configuration for event RXDRDY
PUBLISH_ENDRX	0x100		Publish configuration for event ENDRX
PUBLISH_TXDRDY	0x190		Publish configuration for event TXDRDY
PUBLISH_ENDTX	0x130		Publish configuration for event ENDTX
PUBLISH_ERROR	0x1A4		Publish configuration for event ERROR
PUBLISH_RXTO	0x1/(4		Publish configuration for event RXTO
PUBLISH RXSTARTED	0x1CC		Publish configuration for event RXSTARTED
PUBLISH TXSTARTED	0x100		Publish configuration for event TXSTARTED
PUBLISH_TXSTOPPED	0x1D0		Publish configuration for event TXSTOPPED
SHORTS	0x108		Shortcuts between local events and tasks
INTEN	0x300		Enable or disable interrupt
INTENSET	0x300		Enable interrupt
INTENCLR	0x304 0x308		Disable interrupt
ERRORSRC	0x480		Error source
ENABLE	0x480		Enable UART
PSEL.RTS	0x508		Pin select for RTS signal
PSEL.TXD	0x508		•
PSEL.CTS			Pin select for TXD signal
	0x510		Pin select for CTS signal Pin select for RXD signal
PSEL.RXD	0x514		-
BAUDRATE	0x524		Baud rate. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534		Data pointer
RXD.MAXCNT	0x538		Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C		Number of bytes transferred in the last transaction
TXD.PTR	0x544		Data pointer
TXD.MAXCNT	0x548		Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C		Number of bytes transferred in the last transaction
CONFIG	0x56C		Configuration of parity and hardware flow control

Table 176: Register overview



7.38.9.1 TASKS_STARTRX

Address offset: 0x000

Start UART receiver

Bit n	umber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STARTRX			Start UART receiver
			Trigger	1	Trigger task

7.38.9.2 TASKS_STOPRX

Address offset: 0x004

Stop UART receiver

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STOPRX			Stop UART receiver
			Trigger	1	Trigger task

7.38.9.3 TASKS_STARTTX

Address offset: 0x008

Start UART transmitter

Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STARTTX			Start UART transmitter
			Trigger	1	Trigger task

7.38.9.4 TASKS_STOPTX

Address offset: 0x00C

Stop UART transmitter

Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STOPTX			Stop UART transmitter
			Trigger	1	Trigger task

7.38.9.5 TASKS_FLUSHRX

Address offset: 0x02C



Flush RX FIFO into RX buffer

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_FLUSHRX			Flush RX FIFO into RX buffer
			Trigger	1	Trigger task

7.38.9.6 SUBSCRIBE_STARTRX

Address offset: 0x080

Subscribe configuration for task STARTRX

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	2 1 0
ID				В	A A A A A A	A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID						
А	RW	CHIDX		[2550]	DPPI channel that task STARTRX will subscribe to	
		CHIDX		[2550]	DPPI CIIdililei tiidt task STARTRA WIII SUDSCIDE to	
В	RW	EN		[2550]	DPPT channel that task STARTIKA will subscribe to	
В			Disabled	0	Disable subscription	

7.38.9.7 SUBSCRIBE_STOPRX

Address offset: 0x084

Subscribe configuration for task STOPRX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STOPRX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.38.9.8 SUBSCRIBE_STARTTX

Address offset: 0x088

Subscribe configuration for task STARTTX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STARTTX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Disablea	0	Disable subscription



7.38.9.9 SUBSCRIBE_STOPTX

Address offset: 0x08C

Subscribe configuration for task STOPTX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STOPTX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.38.9.10 SUBSCRIBE_FLUSHRX

Address offset: 0x0AC

Subscribe configuration for task FLUSHRX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task FLUSHRX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.38.9.11 EVENTS_CTS

Address offset: 0x100

CTS is activated (set low). Clear To Send.

Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Reset 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W				Description
A RW	EVENTS_CTS			CTS is activated (set low). Clear To Send.
		NotGenerated	0	Event not generated
		Generated	1	Event generated

7.38.9.12 EVENTS_NCTS

Address offset: 0x104

CTS is deactivated (set high). Not Clear To Send.



Bit numb	per		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Reset Ox	0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/				Description
A RV	V EVENTS_NCTS			CTS is deactivated (set high). Not Clear To Send.
		NotGenerated	0	Event not generated
		Generated	1	Event generated

7.38.9.13 EVENTS_RXDRDY

Address offset: 0x108

Data received in RXD (but potentially not yet transferred to Data RAM)

Bit n	umber			313	80 29	28	27 2	6 25	524	23	22	21	20 1	19 1	8 17	16	15	14 1	131	2 1 1	10	9	87	6	5	4	3	2 1	. 0
ID																													А
Rese	set 0x0000000					0	0 (0 0	0	0	0	0	0	0 0	0 0	0	0	0	0 0	0 0	0	0	0 0	0	0	0	0 () (0
ID																													
А	RW	EVENTS_RXDRDY								Da	ita i	rece	eive	d in	RXE) (b	ut p	oote	ntia	ally r	iot y	et t	ran	sfer	red	to			
										Da	ita l	RAN	Л)																
			NotGenerated	0						Ev	ent	no	t ge	nera	ated														
			Generated	1						Ev	ent	ger	nera	ted															

7.38.9.14 EVENTS_ENDRX

Address offset: 0x110

Receive buffer is filled up

Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW EVENTS_ENDRX		Receive buffer is filled up
NotGenerated	0	Event not generated
Generated	1	Event generated

7.38.9.15 EVENTS_TXDRDY

Address offset: 0x11C

Data sent from TXD

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_TXDRDY			Data sent from TXD
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.38.9.16 EVENTS_ENDTX

Address offset: 0x120

Last TX byte transmitted



Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Reset 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W				Description
A RW	EVENTS_ENDTX			Last TX byte transmitted
		NotGenerated	0	Event not generated
		Generated	1	Event generated

7.38.9.17 EVENTS_ERROR

Address offset: 0x124

Error detected

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_ERROR			Error detected
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.38.9.18 EVENTS_RXTO

Address offset: 0x144

Receiver timeout

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_RXTO			Receiver timeout
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.38.9.19 EVENTS_RXSTARTED

Address offset: 0x14C

UART receiver has started

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	
ID					
А	RW	EVENTS_RXSTARTED			UART receiver has started
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.38.9.20 EVENTS_TXSTARTED

Address offset: 0x150

UART transmitter has started



Bit nu	umber			31 30 29 28 27 2	6 25 24	23 22 3	21 20	19 1	8 17 3	16 15	5 14 1	.3 12 1	1 10	98	7	6	54	3	2	1 0
ID																				A
Rese	t 0x000	00000	0 0 0 0 0 0	00	0 0	0 0	0 0	0 0	0 0	0	0 0	0 0	0 0	0	0	0 0	0	0	0 0	
ID																				
А	RW	EVENTS_TXSTARTED				UART	transr	nitte	r has	star	ted									
			NotGenerated	0		Event	not ge	enera	ated											
			Generated	1		Event	gener	ated												

7.38.9.21 EVENTS_TXSTOPPED

Address offset: 0x158

Transmitter stopped

ID	A
Reset 0x00000000 0	0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID Value Description	
A RW EVENTS_TXSTOPPED Transmitter stopped	
NotGenerated 0 Event not generated	
Generated 1 Event generated	

7.38.9.22 PUBLISH_CTS

Address offset: 0x180

Publish configuration for event CTS

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event CTS will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.38.9.23 PUBLISH_NCTS

Address offset: 0x184

Publish configuration for event NCTS

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event NCTS will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.38.9.24 PUBLISH_RXDRDY

Address offset: 0x188



Publish configuration for event RXDRDY

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event RXDRDY will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.38.9.25 PUBLISH_ENDRX

Address offset: 0x190

Publish configuration for event ENDRX

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event ENDRX will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.38.9.26 PUBLISH_TXDRDY

Address offset: 0x19C

Publish configuration for event TXDRDY

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event TXDRDY will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.38.9.27 PUBLISH_ENDTX

Address offset: 0x1A0

Publish configuration for event ENDTX



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event ENDTX will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.38.9.28 PUBLISH_ERROR

Address offset: 0x1A4

Publish configuration for event ERROR

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event ERROR will publish to.
В	RW	EN			
			Disabled	0	Disable publishing

7.38.9.29 PUBLISH_RXTO

Address offset: 0x1C4

Publish configuration for event RXTO

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event RXTO will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.38.9.30 PUBLISH_RXSTARTED

Address offset: 0x1CC

Publish configuration for event RXSTARTED

Bit n	umber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that event RXSTARTED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



7.38.9.31 PUBLISH_TXSTARTED

Address offset: 0x1D0

Publish configuration for event TXSTARTED

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that event TXSTARTED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.38.9.32 PUBLISH_TXSTOPPED

Address offset: 0x1D8

Publish configuration for event TXSTOPPED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event TXSTOPPED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.38.9.33 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber			3	13	80 2	9 28	3 27	26	25	24	23	22	2 2 1	1 20	0 19	9 18	3 17	16	51	51	4 13	3 1 2	2 1 1	L 10	9	8	7	6	5	4	3	2	1	0
ID																													D	С					
Rese	et 0x000	00000		0) (0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																			
С	RW	ENDRX_STARTRX										Sh	or	tcu	t be	etw	ee	n e	ver	nt E	NC	RX	an	d ta	ask	STA	RTF	RX							
			Disabled	0)							Di	sak	ble	shc	orto	ut																		
			Enabled	1								En	nab	ole s	sho	rtc	ut																		
D	RW	ENDRX_STOPRX										Sh	or	tcu	t be	etw	ee	n e	ver	nt E	NC	RX	an	d ta	ask	STC	PR	х							
			Disabled	0)							Di	sat	ble	shc	orto	ut																		
			Enabled	1								En	nab	ole s	sho	rtc	ut																		

7.38.9.34 INTEN

Address offset: 0x300

Enable or disable interrupt



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					LJIH GFEDCBA
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	
A	RW	СТЅ			Enable or disable interrupt for event CTS
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	NCTS			Enable or disable interrupt for event NCTS
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	RXDRDY			Enable or disable interrupt for event RXDRDY
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	ENDRX			Enable or disable interrupt for event ENDRX
			Disabled	0	Disable
			Enabled	1	Enable
E	RW	TXDRDY			Enable or disable interrupt for event TXDRDY
			Disabled	0	Disable
			Enabled	1	Enable
F	RW	ENDTX			Enable or disable interrupt for event ENDTX
			Disabled	0	Disable
			Enabled	1	Enable
G	RW	ERROR			Enable or disable interrupt for event ERROR
			Disabled	0	Disable
			Enabled	1	Enable
н	RW	RXTO			Enable or disable interrupt for event RXTO
			Disabled	0	Disable
			Enabled	1	Enable
I	RW	RXSTARTED			Enable or disable interrupt for event RXSTARTED
			Disabled	0	Disable
			Enabled	1	Enable
J	RW	TXSTARTED			Enable or disable interrupt for event TXSTARTED
			Disabled	0	Disable
			Enabled	1	Enable
L	RW	TXSTOPPED			Enable or disable interrupt for event TXSTOPPED
			Disabled	0	Disable
			Enabled	1	Enable

7.38.9.35 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					LJIH GFEDCBA
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	CTS			Write '1' to enable interrupt for event CTS
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	NCTS			Write '1' to enable interrupt for event NCTS
			Set	1	Enable



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					LJIH GFEDCBA
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
_	_		Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
с	RW	RXDRDY			Write '1' to enable interrupt for event RXDRDY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ENDRX			Write '1' to enable interrupt for event ENDRX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	TXDRDY			Write '1' to enable interrupt for event TXDRDY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	ENDTX			Write '1' to enable interrupt for event ENDTX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	ERROR			Write '1' to enable interrupt for event ERROR
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	RXTO			Write '1' to enable interrupt for event RXTO
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
I	RW	RXSTARTED			Write '1' to enable interrupt for event RXSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	TXSTARTED			Write '1' to enable interrupt for event TXSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	TXSTOPPED			Write '1' to enable interrupt for event TXSTOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.38.9.36 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30	29 2	8 27	26 2	25 2	4 2 3	22	212	0 19	9 18	17	16 1	5 14	ŧ 13	12 1	1 10	9	8	7	6	54	4 3	2	1 0
ID									L		ΙI		н						G	F	E		C)	С	ΒA
Rese	et 0x000	00000	0 0	0 (0 0	0	0 0	0	0	0	0 0	0	0	0 (0 0	0	0 0	0 0	0	0	0	0	0 0	0 0	0	0 0
ID																										
A	RW	CTS						W	rite	'1' t	o di	sabl	e in	terr	upt	for	even	t CT	s							



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					LJIH GFEDCBA
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	NCTS			Write '1' to disable interrupt for event NCTS
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
с	RW	RXDRDY			Write '1' to disable interrupt for event RXDRDY
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ENDRX			Write '1' to disable interrupt for event ENDRX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	TXDRDY		-	Write '1' to disable interrupt for event TXDRDY
-			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	ENDTX	Lindbled	-	Write '1' to disable interrupt for event ENDTX
		2.1.2.1.1	Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	ERROR		-	Write '1' to disable interrupt for event ERROR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	RXTO	Lindbled	-	Write '1' to disable interrupt for event RXTO
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
1	RW	RXSTARTED		-	Write '1' to disable interrupt for event RXSTARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	TXSTARTED	Enabled	1	Write '1' to disable interrupt for event TXSTARTED
5			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	TXSTOPPED	Lindbied	-	Write '1' to disable interrupt for event TXSTOPPED
-			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
			LIIdDIEU	T	ווכמע. בוומטולע

7.38.9.37 ERRORSRC

Address offset: 0x480

Error source

This register is read/write one to clear.



Bitr	number			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Res	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	RW	OVERRUN			Overrun error
					A start bit is received while the previous data still lies in
					RXD. (Previous data is lost.)
			NotPresent	0	Read: error not present
			Present	1	Read: error present
В	RW	PARITY			Parity error
					A character with bad parity is received, if HW parity check
					is enabled.
			NotPresent	0	Read: error not present
			Present	1	Read: error present
С	RW	FRAMING			Framing error occurred
					A valid stop bit is not detected on the serial data input
					after all bits in a character have been received.
			NotPresent	0	Read: error not present
			Present	1	Read: error present
D	RW	BREAK			Break condition
					The serial data input is '0' for longer than the length of a
					data frame. (The data frame length is 10 bits without parity
					bit and 11 bits with parity bit.)
			NotPresent	0	Read: error not present
			Present	1	Read: error present

7.38.9.38 ENABLE

Address offset: 0x500

Enable UART

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ENABLE			Enable or disable UARTE
			Disabled	0	Disable UARTE
			Enabled	8	Enable UARTE

7.38.9.39 PSEL.RTS

Address offset: 0x508

Pin select for RTS signal



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.38.9.40 PSEL.TXD

Address offset: 0x50C

Pin select for TXD signal

Bit n	lit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID				С	ВААААА
Rese	t OxFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.38.9.41 PSEL.CTS

Address offset: 0x510

Pin select for CTS signal

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	B A A A A A
Rese	t OxFFF	FFFF		1 1 1 1 1 1 1 1	$1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \$
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.38.9.42 PSEL.RXD

Address offset: 0x514

Pin select for RXD signal



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
A	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

7.38.9.43 BAUDRATE

Address offset: 0x524

Baud rate. Accuracy depends on the HFCLK source selected.

Bit n	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A A A A A A A A A A A A
Rese	et 0x040	00000		0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Value Description
A	RW	BAUDRATE		Baud rate
			Baud1200	0x0004F000 1200 baud (actual rate: 1205)
			Baud2400	0x0009D000 2400 baud (actual rate: 2396)
			Baud4800	0x0013B000 4800 baud (actual rate: 4808)
			Baud9600	0x00275000 9600 baud (actual rate: 9598)
			Baud14400	0x003AF000 14400 baud (actual rate: 14401)
			Baud19200	0x004EA000 19200 baud (actual rate: 19208)
			Baud28800	0x0075C000 28800 baud (actual rate: 28777)
			Baud31250	0x00800000 31250 baud
			Baud38400	0x009D0000 38400 baud (actual rate: 38369)
			Baud56000	0x00E50000 56000 baud (actual rate: 55944)
			Baud57600	0x00EB0000 57600 baud (actual rate: 57554)
			Baud76800	0x013A9000 76800 baud (actual rate: 76923)
			Baud115200	0x01D60000 115200 baud (actual rate: 115108)
			Baud230400	0x03B00000 230400 baud (actual rate: 231884)
			Baud250000	0x04000000 250000 baud
			Baud460800	0x07400000 460800 baud (actual rate: 457143)
			Baud921600	0x0F000000 921600 baud (actual rate: 941176)
			Baud1M	0x10000000 1 megabaud

7.38.9.44 RXD.PTR

Address offset: 0x534

Data pointer

Bit n	umber			31	30	29	28 2	7 26	5 25	524	23	22 2	21 2	0 19	18	17 1	16 1	5 14	13	12 1	1110	9	8	7	6	5	4	32	1	0
ID				А	А	А	A	A A	А	Α	А	A,	A A	A A	А	A	ΑА	A	А	Α.	A A	А	A	А	А	A	A	A A	A	A
Rese	et 0x00	000000		0	0	0	0 (0 0	0	0	0	0	0 0	0 (0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
ID																														
А	RW	PTR									Dat	ta p	oint	er																

See the Memory chapter for details about which memories are available for EasyDMA.



7.38.9.45 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

ID I	R/W	Field			Des	criptic													
Reset	0x000	00000	0 0 0 0 0	00	0 0	0 0	0 0	0 0	0 0	0	0 0	0 0	0 0	0	0	0	0 0	0	D O
ID									A	A	A A	AA	A A	A	А	A	A A	A	A A
Bit nur	mber		31 30 29 28 2	7 26 25 2	24 23 2	22 21 2	20 19	18 17	16 1	5 14	13 1	2 1 1	10 9	8	7	6	54	3	2 1

7.38.9.46 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
А	R	AMOUNT	[10xFFFF]	Number of bytes transferred in the last transaction

7.38.9.47 TXD.PTR

Address offset: 0x544

Data pointer

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
D	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Value Description
A RW PTR	Data pointer

See the Memory chapter for details about which memories are available for EasyDMA.

7.38.9.48 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit n	umber		31 30	29 28 2	27 26	25 2	24 23	3 2 2	21 20) 19	18 1	7 16	15	14 1	3 1 2	11 1	09	8	7	6	5	43	2	1 0
ID													А	A A	A	A	A A	А	А	А	A	A A	А	A A
Rese	et 0x000	00000	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0	0 0	0	0 (0 0	0	0	0	0	0 0	0	0 0
ID																								
А	RW	MAXCNT	[10x	FFFF]			М	axin	num	num	ber o	of by	/tes	in ti	rans	mit k	ouffe	er						

7.38.9.49 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction



Bit n	umber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	R	AMOUNT	[10xFFFF]	Number of bytes transferred in the last transaction

7.38.9.50 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control

Bit n	umber			31 30 29 28 27 26 25 24	¹ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D СВВА
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	HWFC			Hardware flow control
			Disabled	0	Disabled
			Enabled	1	Enabled
В	RW	PARITY			Parity
			Excluded	0x0	Exclude parity bit
			Included	0x7	Include even parity bit
С	RW	STOP			Stop bits
			One	0	One stop bit
			Two	1	Two stop bits
D	RW	PARITYTYPE			Even or odd parity type
			Even	0	Even parity
			Odd	1	Odd parity

7.38.10 Electrical specification

7.38.10.1 UARTE electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
f _{UARTE}	Baud rate for UARTE ³⁰ .			1000	kbps
t _{UARTE,CTSH}	CTS high time	0.5			μs
t _{UARTE,START}	Time from STARTRX/STARTTX task to transmission started		0.25		μs

7.39 USBD — Universal serial bus device

The USB device (USBD) controller implements a full speed USB device function that meets 2.0 revision of the USB specification.

³⁰ High baud rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.






Figure 233: USB device block diagram

Listed here are the main features for USBD:

- Implements full-speed (12 Mbps) device fully compliant to Universal Serial Bus Specification Revision 2.0, including following engineering change notices (ECNs) issued by USB Implementers Forum:
 - Pull-up/pull-down Resistors ECN
 - 5V Short Circuit Withstand Requirement Change ECN
- USB device stack available in the Nordic SDK
- Integrated (on-chip) USB transceiver (PHY)
- Software controlled on-chip pull-up on D+
- Endpoints:
 - 2 control (1 IN, 1 OUT)
 - 14 bulk/interrupt (7 IN, 7 OUT)
 - 2 isochronous (1 IN, 1 OUT)
- Supports double buffering for isochronous (ISO) endpoints (IN/OUT)
- Supports USB suspend, resume, and remote wake-up
- 64 bytes buffer size for each bulk/interrupt endpoint
- Up to 1023 bytes buffer size for ISO endpoints
- EasyDMA for all data transfers

7.39.1 USB device states

The behavior of a USB device can be modelled through a state diagram.

The USB 2.0 Specification (see Chapter 9 USB Device Framework) defines a number of states for a USB device, as shown in the following figure.






Figure 234: Device state diagram

The device must change state according to host-initiated traffic and USB bus states. It is up to the software to implement a state machine that matches the above definition. To detect the presence or absence of USB supply (VBUS), two events USBDETECTED and USBREMOVED can be used to implement the state machine. For more details on these events, see USBREG — USB regulator control on page 55.

As a general rule when implementing the software, the host behavior shall never be assumed to be predictable. In particular the sequence of commands received during an enumeration. The software shall always react to the current bus conditions or commands sent by the host.

7.39.2 USB terminology

The USB specification defines bus states, rather than logic levels on the D+ and D- lines.

For a full speed device, the bus state where the D+ line is high and the D- line is low is defined as the J state. The bus state where D+ is low and D- high is called the K state.

An idle bus, where D+ and D- lines are only polarized through the pull-up on D+ and pull-downs on the host side, will be in J state.

Both lines low are called SEO (single-ended 0), and both lines high SE1 (single-ended 1).



7.39.3 USB pins

The USBD peripheral features a number of dedicated pins.

The dedicated USB pins can be grouped in two categories, signal and power. The signal pins consist of the D+ and D- pins, which are to be connected to the USB host. They are dedicated pins, and not available as standard GPIOs. The USBD peripheral is implemented according to the USB specification revision 2.0, *5V Short Circuit Withstand ECN Requirement Change*, meaning these two pins are not 5 V tolerant.

The signal pins and the pull-up will operate only while VBUS is in its valid voltage range, and USBD is enabled through the ENABLE register. For details on the USB power supply and VBUS detection, see USBREG — USB regulator control on page 55.

For more information about the pinout, see Pin assignments on page 783.

7.39.4 USBD power-up sequence

The physical layer interface (PHY)/USB transceiver is powered separately from the rest of the device (VBUS pin), which has some implications on the USBD power-up sequence.

The device is not able to properly signal its presence to the USB host and handle traffic from the host, unless the PHY's power supply is enabled and stable. Turning the PHY's power supply on/off is directly linked to register ENABLE. The device provides events that help synchronizing software to the various steps during the power-up sequence.

To make sure that all resources in USBD are available and the dedicated USB voltage regulator stabilized, the following is recommended:

- Enable USBD only after VBUS has been detected
- Turn the USB pull-up on after the following events have occurred:
 - USBPWRRDY
 - USBEVENT, with the READY condition flagged in EVENTCAUSE

The following sequence chart illustrates a typical handling of VBUS power-up:




Figure 235: VBUS power-up sequence

Upon detecting VBUS removal, it is recommended to wait for ongoing EasyDMA transfers to finish before disabling USBD (relevant ENDEPIN[n], ENDISOIN, ENDEPOUT[n], or ENDISOOUT events, see EasyDMA on page 697). The USBREMOVED event, described in USBREG — USB regulator control on page 55, signals when the VBUS is removed. Reading the ENABLE register will return Enabled until USBD is completely disabled.



7.39.5 USB pull-up

The USB pull-up serves two purposes: it indicates to the host that the device is connected to the USB bus, and it indicates the device's speed capability.

When no pull-up is connected to the USB bus, the host sees both D+ and D- lines low, as they are pulled down on the host side by 15 k Ω resistors. The device is not detected by the host, putting it in a detached state even if it is physically connected to the host. In this situation, the device is not allowed to draw current from VBUS, according to USB 2.0 Specification.

When a full-speed device connects its $1.5 \text{ k}\Omega$ pull-up to D+, the host sees the corresponding line high. The device is then in the attached state. During the enumeration process, the host attempts to determine if the full-speed device also supports higher speeds and initiates communication with the device to further identify it. The USBD peripheral implemented in this device supports only full-speed operation (12 Mbps), and thus ignores the negotiation for higher speeds in accordance with USB 2.0 Specification.

Register USBPULLUP enables software to connect or disconnect the pull-up on D+. This allows the software to control when USB enumeration takes place. It also allows to emulate a physical disconnect from the USB bus, for instance when re-enumeration is required. USBPULLUP has to be enabled to allow the USBD to handle USB traffic and generate appropriate events. This forbids the use of an external pull-up.

Note that disconnecting the pull-up through register USBPULLUP while connected to a host, will result in both D+ and D- lines to be pulled low by the host's pull-down resistors. However, as mentioned above, this will also inhibit the generation of the USBRESET event. The pull-up is disabled by default after a chip reset.

The pull-up shall only get connected after USBD has been enabled through register ENABLE. The USB pull-up value is automatically changed depending on the bus activity, as specified in *Resistor ECN* which amends the original *USB 2.0 Specification*. The user does not have access to this function as it is handled in hardware.

While they should never be used in normal traffic activity, lines D+ and D- may at any time be forced into state specified in register DPDMVALUE by the task DPDMDRIVE. The DPDMNODRIVE task stops driving them, and PHY returns to normal operation.

7.39.6 USB reset

The USB specification defines a USB reset, which is not be confused with a chip reset. The USB reset is a normal USB bus condition, and is used as part of the enumeration sequence, it does not reset the chip.

The USB reset results from a single-ended low state (SEO) on lines D+/D- for a $t_{USB,DETRST}$ amount of time. Only the host is allowed to drive a USB reset condition on the bus. The UBSD peripheral automatically interprets a SEO longer than $t_{USB,DETRST}$ as a USB reset. When the device detects a USB reset and generates a USBRESET event, the device USB stack and related parts of the application shall re-initialize themselves, and go back to the default state.

Some of the registers in the USBD peripheral get automatically reset to a known state, in particular all data endpoints are disabled and the USBADDR reset to 0.

After the device has connected to the USB bus (i.e. after VBUS is applied), the device shall not respond to any traffic from the time the pull-up is enabled until it has seen a USB reset condition. This is automatically ensured by the USBD.

After a USB reset, the device shall be fully responsive after at most T_{RSTRCY} (according to chapter 7 in the USB specification). Software shall take into account this time that takes the hardware to recover from a USB reset condition.



7.39.7 USB suspend and resume

Normally, the host will maintain activity on the USB at least every millisecond according to USB specification. A USB device will enter suspend when there is no activity on the bus (idle) for a given time. The device will resume operation when it receives any non idle signalling.

To signal that the device shall go into low power mode (suspend), the host stops activity on the USB bus, which becomes idle. Only the device pull-up and host pull-downs act on D+ and D-, and the bus is thus kept at a constant J state. It is up to the device to detect this lack of activity, and enter the low power mode (suspend) within a specified time.

The USB host can decide to suspend or resume USB activity at any time. If remote wake-up is enabled, the device may signal to the host to resume from suspend.

7.39.7.1 Entering suspend

The USBD peripheral automatically detects lack of activity for more than a defined amount of time, and performs steps needed to enter suspend.

When no activity has been detected for longer than $t_{USB,SUSPEND}$, the USBD generates the USBEVENT event with SUSPEND bit set in register EVENTCAUSE. The software shall ensure that the current drawn from the USB supply line VBUS is within the specified limits before T_{2SUSP} , as defined in chapter 7 of the USB specification. In order to reduce idle current of USBD, the software must explicitly place the USBD in low power mode through writing LowPower to register LOWPOWER.

In order to save power, and provided that no other peripheral needs it, the crystal oscillator (HFXO) in CLOCK may be disabled by software during the USB suspend, while the USB pull-up is disconnected, or when VBUS is not present. Software must explicitly enable it at any other time. The USBD will not be able to respond to USB traffic unless HFXO is enabled and stable.

7.39.7.2 Host-initiated resume

Once the host resumes the bus activity, it has to be responsive to incoming requests on the USB bus within the time T_{RSMRCY} (as defined in chapter 7 of the USB specification) and revert to normal power consumption mode.

If the host resumes bus activity with or without a RESUME condition (in other words: bus activity is defined as any non-J state), the USBD peripheral will generate a USBEVENT event, with RESUME bit set in register EVENTCAUSE. If the host resumes bus activity simply by restarting sending frames, the USBD peripheral will generate SOF events.

7.39.7.3 Device-initiated remote wake-up

Assuming the remote wake-up is supported by the device and enabled by the host, the device can request the host to resume from suspend if wake-up condition is met.

To do so, the HFXO needs to be enabled first. After waking up the HFXO, the software must bring USBD out of the low power mode and into the normal power consumption mode through writing ForceNormal in register LOWPOWER. It can then instruct the USBD peripheral to drive a RESUME condition (K state) on the USB bus by triggering the DPDMDRIVE task, and hence attempt to wake up the host. By choosing Resume in DPDMVALUE, the duration of the RESUME state is under hardware control (t_{USB,DRIVEK}). By choosing J or K, the duration of that state is under software control (the J or K state is maintained until a DPDMNODRIVE task is triggered) and has to meet T_{DRSMUP} as specified in USB specification chapter 7.

Upon writing the ForceNormal in register LOWPOWER, a USBEVENT event is generated with the USBWUALLOWED bit set in register EVENTCAUSE.

The value in register DPDMVALUE on page 729 will only be captured and used when the DPDMDRIVE task is triggered. This value defines the state the bus will be forced into after the DPDMDRIVE task.



The device shall ensure that it does not initiate a remote wake-up request before T_{WTRSM} (according to USB specification chapter 7) after the bus has entered idle state. Using the recommended resume value in DPDMVALUE (rather than K) takes care of this, and postpones the RESUME state accordingly.

7.39.8 EasyDMA

The USBD peripheral implements EasyDMA for accessing memory without CPU involvement.

Each endpoint has an associated set of registers, tasks and events. EasyDMA and traffic on USB are tightly related. A number of events provide insight of what is happening on the USB bus with a number of tasks allowing an automated response to the traffic.

Note: Endpoint 0 (IN and OUT) are implemented as control endpoint. For more information, see Control transfers on page 698.

Registers

Enabling endpoints is controlled through the EPINEN and EPOUTEN registers.

The following registers define the memory address of the buffer for a specific IN or OUT endpoint:

- EPIN[n].PTR, (n=0..7)
- EPOUT[n].PTR, (n=0..7)
- ISOIN.PTR
- ISOOUT.PTR

The following registers define the amount of bytes to be sent on USB for next transaction:

- EPIN[n].MAXCNT, (n=0..7)
- ISOIN.MAXCNT

The following registers define the length of the buffer (in bytes) for next transfer of incoming data:

- EPOUT[n].MAXCNT, (n=1..7)
- ISOOUT.MAXCNT

Since the host decides how many bytes are sent over USB, the MAXCNT value can be copied from register SIZE.EPOUT[n] (n=1..7) or register SIZE.ISOOUT.

Register EPOUT[0].MAXCNT defines the length of the OUT buffer (in bytes) for the control endpoint 0. Register SIZE.EPOUT[0] shall indicate the same value as MaxPacketSize from the device descriptor or wLength from the SETUP command, whichever is the least.

The .AMOUNT registers indicate how many bytes actually have been transferred over EasyDMA during the last transfer.

Stalling bulk/interrupt endpoints is controlled through the EPSTALL register.

Note: Due to USB specification requirements, the effect of the stalling control endpoint 0 may be overridden by hardware, in particular when a new SETUP token is received.

EasyDMA will not copy the SETUP data to memory (it will only transfer data from the data stage). The following are separate registers in the USBD peripheral that have setup data.

- BMREQUESTTYPE
- BREQUEST
- WVALUEL
- WVALUEH
- WINDEXL
- WINDEXH



• WLENGTHL

• WLENGTHH

The EVENTCAUSE register provides details on what caused a given USBEVENT event, for instance if a CRC error is detected during a transaction, or if bus activity stops or resumes.

Tasks

Tasks STARTEPIN[n], STARTEPOUT[n] (n=0..7), STARTISOIN, and STARTISOOUT capture the values for .PTR and .MAXCNT registers. For IN endpoints, a transaction over USB gets automatically triggered when the EasyDMA transfer is complete. For OUT endpoints, it is up to software to allow the next transaction over USB. See the examples in Control transfers on page 698, Bulk and interrupt transactions on page 701, and Isochronous transactions on page 703.

For the control endpoint 0, OUT transactions are allowed through the EPORCVOUT task. The EPOSTATUS task allows a status stage to be initiated, and the EPOSTALL task allows stalling further traffic (data or status stage) on the control endpoint.

Events

The STARTED event confirms that the values of the .PTR and .MAXCNT registers of the endpoints flagged in register EPSTATUS have been captured. Those can then be modified by software for the next transfer.

Events ENDEPIN[n], ENDEPOUT[n] (n=0..7), ENDISOIN, and ENDISOOUT events indicate that the entire buffer has been consumed. The buffer can be accessed safely by the software.

Only a single EasyDMA transfer can take place in USBD at any time. Software must ensure that tasks STARTEPIN[n] (n=0..7), STARTISOIN, STARTEPOUT[n] (n=0..7), or STARTISOOUT are not triggered before events ENDEPIN[n] (n=0..7), ENDISOIN, ENDEPOUT[n] (n=0..7), or ENDISOOUT are received from an on-going transfer.

The EPDATA event indicates that a successful (acknowledged) data transaction has occurred on the data endpoint(s) flagged in register EPDATASTATUS. A successful (acknowledged) data transaction on endpoint 0 is signalled by the EPODATADONE event.

At any time a USBEVENT event may be sent, with details provided in EVENTCAUSE register.

The EPOSETUP event indicates that a SETUP token has been received on the control endpoint 0, and that the setup data is available in #unique_1728/unique_1728_Connect_42_setup_data_registers on page 697.

7.39.9 Control transfers

The USB specification mandates every USB device to implement endpoint 0 IN and OUT as control endpoints.

A control transfer consists of two or three stages:

- Setup stage
- Data stage (optional)
- Status stage

Each control transfer can be one of following types:

- Control read
- Control read no data
- Control write
- Control write no data

An EPOSETUP event indicates that the data in the setup stage (following the SETUP token) is available in registers.



The data in the data stage (following the IN or OUT token) is transferred from or to the desired location using EasyDMA.

The control endpoint buffer can be of any size.

After receiving the SETUP token, the USB controller will not accept (NAK) any incoming IN or OUT tokens until the software has finished decoding the command, determined the type of transfer, and prepared for the next stage (data or status) appropriately.

The software can stall a command when in the data and status stages, through the EPOSTALL task, when the command is not supported or if its wValue, wIndex or wLength parameters are wrong. The following shows a stalled control read transfer, but the same mechanism (tasks) applies to stalling a control write transfer.




Figure 236: Control read gets stalled

See the USB 2.0 Specification and relevant class specifications for rules on stalling commands.

Note: The USBD peripheral handles the SetAddress transfer by itself. As a consequence, the software shall not process this command other than updating its state machine (see Device state diagram), nor initiate a status stage. If necessary, the address assigned by the host can be read out from the USBADDR register after the command has been processed.

7.39.9.1 Control read transfer

This section describes how the software behaves when responding to a control read transfer.

As mentioned earlier, the USB controller will not accept (NAK) any incoming IN tokens until software has finished decoding the command, determining the type of transfer, and preparing for the next stage (data or status) appropriately.

For a control read, transferring the data from memory into USBD will trigger a valid, acknowledged (ACK) IN transaction on USB.

The software has to prepare EasyDMA by pointing to the buffer containing the data to be transferred. If no other EasyDMA transfers are on-going with USBD, the software can send the STARTEPINO task, which will initiate the data transfer and transaction on USB.

A STARTED event (with EPIN0 bit set in the EPSTATUS register) will be generated as soon as the EPIN[0].PTR and .MAXCNT registers have been captured. Software may then prepare them for the next data transaction.



An ENDEPIN[0] event will be generated when the data has been transferred from memory to the USBD peripheral.

Finally, an EPODATADONE event will be generated when the data has been transmitted over USB and acknowledged by the host.

The software can then either prepare and transmit the next data transaction by repeating the above sequence, or initiate the status stage through the EPOSTATUS task.





Figure 237: Control read transfer

It is possible to enable a shortcut from the EPODATADONE event to the EPOSTATUS task, typically if the data stage is expected to take a single transfer. If there is no data stage, the software can initiate the status stage through the EPOSTATUS task right away, as as shown in the following figure.





7.39.9.2 Control write transfer

This section describes how the software responds to a control write transfer.

The software has to prepare EasyDMA by pointing to the buffer in memory that shall contain the incoming data. If no other EasyDMA transfers are ongoing with USBD, the software can then send the EPORCVOUT task, which will make USBD acknowledge (ACK) the first OUT+DATA transaction from the host.

An EPODATADONE event will be generated when a new OUT+DATA has been transmitted over USB, and is about to get acknowledged by the device.

After receiving the first transaction, a STARTED event (the EPOUT0 bit set in the EPSTATUS register) is generated when the EPOUT[0].PTR and .MAXCNT registers have been captured. Software may then prepare them for the next data transaction.



An ENDEPOUT[0] event will be generated when the data has been transferred from the USBD peripheral to memory. The software can then either prepare to receive the next data transaction by repeating the above sequence, or initiate the status stage through the EPOSTATUS task. Until then, further incoming OUT +DATA transactions get a NAK response by the device.




Figure 240: Control write no data transfer

7.39.10 Bulk and interrupt transactions

The USBD peripheral implements seven pairs of bulk/interrupt endpoints.

The bulk/interrupt endpoints have a fixed USB endpoint number, summarized in the following table.

Bulk endpoint #	USB IN endpoint	USB OUT endpoint
[1]	0x81	0x01
[2]	0x82	0x02
[3]	0x83	0x03
[4]	0x84	0x04
[5]	0x85	0x05
[6]	0x86	0x06
[7]	0x87	0x07

Table 177: Bulk/interrupt endpoint numbering

A bulk/interrupt transaction consists of a single data stage. Two consecutive, successful transactions are distinguished through alternating leading process ID (PID): DATA0 follows DATA1, DATA1 follows DATA0, etc. A repeated transaction is detected by re-using the same PID as previous transaction, i.e DATA0 follows DATA0, or DATA1 follows DATA1.

The USBD controller automatically toggles DATA0/DATA1 PIDs for every bulk/interrupt transaction.



If incoming data is corrupted (CRC does not match), the USBD controller automatically prevents DATAO/ DATA1 from toggling, to request the host to resend the data.

In some specific cases, the software may want to force a data toggle (usually reset) on a specific IN endpoint, or force the expected toggle on an OUT endpoint, for instance as a consequence of the host issuing **ClearFeature**, **SetInterface**, or selecting an alternate setting. Controlling the data toggle of data IN or OUT endpoint n (n=1..7) is done through register **DTOGGLE**.

The bulk/interrupt transaction in USB full-speed can be of any size up to 64 bytes. It must be a multiple of four bytes and 32-bit aligned in memory.

When the USB transaction has completed, an EPDATA event is generated. Until new data has been transferred by EasyDMA from memory to the USBD peripheral (signalled by the ENDEPIN[n] event), the hardware will automatically respond with NAK to all incoming IN tokens. Software has to configure and start the EasyDMA transfer once it is ready to send more data.

Each IN or OUT data endpoint has to be explicitly enabled by software through register EPINEN or EPOUTEN, according to the configuration declared by the device and selected by the host through the **SetConfig** command.

A disabled data endpoint will not respond to any traffic from the host. An enabled data endpoint will normally respond NAK or ACK (depending on the readiness of the buffers), or STALL (if configured in register EPSTALL), in which case the endpoint is asked to halt. The halted (or not) state of a given endpoint can be read back from register HALTED.EPIN[n] or HALTED.EPOUT[n]. The format of the returned 16-bit value can be copied as is, as a response to a GetStatusEndpoint request from the host.

Enabling or disabling an endpoint will not change its halted state. However, a USB reset will disable and clear the halted state of all data endpoints.

The control endpoint 0 IN and OUT can also be enabled and/or halted using the same mechanisms, but due to USB specification, receiving a SETUP will override its state.

7.39.10.1 Bulk and interrupt IN transaction

The host issues IN tokens to receive bulk/interrupt data. In order to send data, the software has to enable the endpoint and prepare an EasyDMA transfer on the desired endpoint.

Bulk/interrupt IN endpoints are enabled or disabled through their respective INn bit (n=1..7) in EPINEN register.

It is also possible to stall or resume communication on an endpoint through the EPSTALL register.




Figure 241: Bulk/interrupt IN transaction



It is possible (and in some situations it is required) to respond to an IN token with a zero-length data packet.

Note: On many USB hosts, not responding (DATA+ACK or NAK) to three IN tokens on an interrupt endpoint would have the host disable that endpoint as a consequence. Re-enumerating the device (unplug-replug) may be required to restore functionality. Make sure that the relevant data endpoints are enabled for normal operation as soon as the device gets configured through a **SetConfig** request.

7.39.10.2 Bulk and interrupt OUT transaction

When the host wants to transmit bulk/interrupt data, it issues an OUT token (packet) followed by a DATA packet on a given endpoint n (n=1..7).

A NAK is returned until the software writes any value to register SIZE.EPOUT[n], indicating that the content of the local buffer can be overwritten. Upon receiving the next OUT+DATA transaction, an ACK is returned to the host while an EPDATA event is generated (and the EPDATASTATUS register flags are set to indicate on which endpoint this happened). Once the EasyDMA is prepared and enabled, by writing the EPOUT[n] registers and triggering the STARTEPOUT[n] task, the incoming data will be transferred to memory. Until that transfer is finished, the hardware will automatically NAK any other incoming OUT+DATA packets. Only when the EasyDMA transfer is done (signalled by the ENDEPOUT[n] event), or as soon as any values are written by the software in register SIZE.EPOUT[n], the endpoint n will accept incoming OUT+DATA again.

It is allowed for the host to send zero-length data packets.

Bulk/interrupt OUT endpoints are enabled or disabled through their respective OUTn bit (n=1..7) in the EPOUTEN register. It is also possible to stall or resume communication on an endpoint through the EPSTALL register.




Figure 242: Bulk/interrupt OUT transaction

7.39.11 Isochronous transactions

The USBD peripheral implements isochronous (ISO) endpoints.

The ISO endpoints have a fixed USB endpoint number, summarized in the following table.

ISO endpoint #	USB IN endpoint	USB OUT endpoint
[0]	0x88	0x08



An isochronous transaction consists of a single, non-acknowledged data stage. The host sends out a start of frame at a regular interval (1 ms), and data follows IN or OUT tokens within each frame.



EasyDMA allows transferring ISO data directly from and to memory. EasyDMA transfers must be initiated by the software, which can synchronize with the SOF (start of frame) events.

Because the timing of the start of frame is very accurate, the SOF event can be used for jobs such as synchronizing a local timer through the SOF event and PPI. The SOF event gets synchronized to the 16 MHz clock prior to being made available to the PPI.

Every start of frame increments a free-running counter, which can be read by software through the FRAMECNTR register.

Each IN or OUT ISO data endpoint has to be explicitly enabled by software through register EPINEN or EPOUTEN, according to the configuration declared by the device and selected by the host through the **SetConfig** command. A disabled ISO IN data endpoint will not respond to any traffic from the host. A disabled ISO OUT data endpoint will ignore any incoming traffic from the host.

The USBD peripheral has an internal 1 kB buffer associated with ISO endpoints. The user can either allocate the full amount to the IN or the OUT endpoint, or split the buffer allocation between the two using register ISOSPLIT.

The internal buffer also sets the maximum size of the ISO OUT and ISO IN transfers: 1023 bytes when the full buffer is dedicated to either ISO OUT or ISO IN, and half when the buffer is split between the two.

7.39.11.1 Isochronous IN transaction

When the host wants to receive isochronous (ISO) data, it issues an IN token on the isochronous endpoint.

After the data has been transferred using the EasyDMA, the USB controller on the isochronous IN endpoint responds to the IN token with the transferred data using the ISOIN.MAXCNT for the size of the packet.

The ISO IN data endpoint has to be explicitly enabled by software through the ISOIN0 bit in register EPINEN.

When an ISO IN endpoint is enabled and no data transferred with EasyDMA, the response of the USBD depends on the setting of the RESPONSE field in register ISOINCONFIG. It can either provide no response to an IN token or respond with a zero-length data.

If the EasyDMA transfer on the isochronous endpoint is not completed before the next SOF event, the result of the transfer is undefined.

The maximum size of an ISO IN transfer in USB full-speed is 1023 bytes. The data buffer has to be a multiple of 4 bytes 32-bit aligned in memory. However, the amount of bytes transferred on the USB data endpoint can be of any size (up to 1023 bytes, if not shared with an OUT ISO endpoint).




Figure 243: Isochronous IN transfer



7.39.11.2 Isochronous OUT transaction

When the host wants to send isochronous (ISO) data, it issues an OUT token on the isochronous endpoint, followed by data.

The ISO OUT data endpoint has to be explicitly enabled by software through the ISOOUT0 bit in register EPOUTEN.

The amount of last received ISO OUT data is provided in the SIZE.ISOOUT register. Software shall interpret the ZERO and SIZE fields as presented in the following table.

ZERO	SIZE	Last received data size
Normal	0	No data received at all
Normal	11023	11023 bytes of data received
ZeroData	(not of interest)	Zero-length data packet received



When EasyDMA is prepared and started, triggering a STARTISOOUT task initiates an EasyDMA transfer to memory. Software shall synchronize ISO OUT transfers with the SOF events. EasyDMA uses the address in ISOOUT.PTR and size in ISOOUT.MAXCNT for every new transfer.

If the EasyDMA transfer on the isochronous endpoint is not completed before the next SOF event, the result of the transfer is undefined.

The maximum size of an isochronous OUT transfer in USB full-speed is 1023 bytes. The data buffer has to be a multiple of 4 bytes and 32-bit aligned in Data RAM. However, the amount of bytes transferred on the USB data endpoint can be of any size (up to 1023 bytes if not shared with an IN ISO endpoint).

If the last received ISO data packet is corrupted (wrong CRC), the USB controller generates an USBEVENT event (at the same time as SOF) and indicates a CRC error on ISOOUTCRC in register EVENTCAUSE. EasyDMA will transfer the data anyway if it has been set up properly.




Figure 244: Isochronous OUT transfer



7.39.12 USB register access limitations

Some of the registers in USBD cannot be accessed in specific conditions.

This may be the case when USBD is not enabled (using the ENABLE register) and ready (signalled by the READY bit in EVENTCAUSE after a USBEVENT event), or when USBD is in low power mode while the USB bus is suspended.

Triggering any tasks, including the tasks triggered through the PPI, is affected by this behavior. In addition, the following registers are affected:

- HALTED.EPIN[0..7]
- HALTED.EPOUT[0..7]
- USBADDR
- BMREQUESTTYPE
- BREQUEST
- WVALUEL
- WVALUEH
- WINDEXL
- WINDEXH
- WLENGTHL
- WLENGTHH
- SIZE.EPOUT[0..7]
- SIZE.ISOOUT
- USBPULLUP
- DTOGGLE
- EPINEN
- EPOUTEN
- EPSTALL
- ISOSPLIT
- FRAMECNTR

7.39.13 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50036000	ON USBD	USBD : S	US	SA	Universal serial bus device	
0x40036000	ON USED	USBD : NS	03	SA	Universal serial bus device	

Table 180: Instances

Register	Offset	Security	Description
TASKS_STARTEPIN[n]	0x004		Captures the EPIN[n].PTR and EPIN[n].MAXCNT registers values, and enables endpoint
			IN n to respond to traffic from host
TASKS_STARTISOIN	0x024		Captures the ISOIN.PTR and ISOIN.MAXCNT registers values, and enables sending data
			on ISO endpoint
TASKS_STARTEPOUT[n]	0x028		Captures the EPOUT[n].PTR and EPOUT[n].MAXCNT registers values, and enables
			endpoint n to respond to traffic from host
TASKS_STARTISOOUT	0x048		Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers values, and enables receiving
			of data on ISO endpoint
TASKS_EPORCVOUT	0x04C		Allows OUT data stage on control endpoint 0
TASKS_EPOSTATUS	0x050		Allows status stage on control endpoint 0
TASKS_EPOSTALL	0x054		Stalls data and status stage on control endpoint 0
TASKS_DPDMDRIVE	0x058		Forces D+ and D- lines into the state defined in the DPDMVALUE register



Register	Offset	Security	Description
TASKS_DPDMNODRIVE	0x05C		Stops forcing D+ and D- lines into any state (USB engine takes control)
SUBSCRIBE_STARTEPIN[n]	0x084		Subscribe configuration for task STARTEPIN[n]
SUBSCRIBE_STARTISOIN	0x0A4		Subscribe configuration for task STARTISOIN
SUBSCRIBE_STARTEPOUT[n]	0x0A8		Subscribe configuration for task STARTEPOUT[n]
SUBSCRIBE_STARTISOOUT	0x0C8		Subscribe configuration for task STARTISOOUT
SUBSCRIBE_EPORCVOUT	0x0CC		Subscribe configuration for task EPORCVOUT
SUBSCRIBE_EPOSTATUS	0x0D0		Subscribe configuration for task EPOSTATUS
SUBSCRIBE_EPOSTALL	0x0D4		Subscribe configuration for task EPOSTALL
SUBSCRIBE_DPDMDRIVE	0x0D8		Subscribe configuration for task DPDMDRIVE
SUBSCRIBE_DPDMNODRIVE	0x0DC		Subscribe configuration for task DPDMNODRIVE
EVENTS_USBRESET	0x100		Signals that a USB reset condition has been detected on USB lines
EVENTS_STARTED	0x104		Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT[n].PTR and
			EPOUT[n].MAXCNT registers have been captured on all endpoints reported in the
			EPSTATUS register
EVENTS_ENDEPIN[n]	0x108		The whole EPIN[n] buffer has been consumed. The buffer can be accessed safely by
	0.1200		software.
EVENTS EPODATADONE	0x128		An acknowledged data transfer has taken place on the control endpoint
EVENTS ENDISOIN	0x128		The whole ISOIN buffer has been consumed. The buffer can be accessed safely by
	0/120		software.
EVENTS_ENDEPOUT[n]	0x130		The whole EPOUT[n] buffer has been consumed. The buffer can be accessed safely by
	0X150		software.
	0x150		
EVENTS_ENDISOOUT	0X130		The whole ISOOUT buffer has been consumed. The buffer can be accessed safely by
	0.454		software.
	0x154		Signals that a SOF (start of frame) condition has been detected on USB lines
EVENTS_USBEVENT	0x158		An event or an error not covered by specific events has occurred. Check EVENTCAUSE
	0,150		register to find the cause.
EVENTS_EPOSETUP	0x15C		A valid SETUP token has been received (and acknowledged) on the control endpoint
EVENTS_EPDATA	0x160		A data transfer has occurred on a data endpoint, indicated by the EPDATASTATUS
	0.100		register
PUBLISH_USBRESET	0x180		Publish configuration for event USBRESET
	0x184		Publish configuration for event STARTED
PUBLISH_ENDEPIN[n]	0x188		Publish configuration for event ENDEPIN[n]
PUBLISH_EPODATADONE	0x1A8		Publish configuration for event EPODATADONE
PUBLISH_ENDISOIN	0x1AC		Publish configuration for event ENDISOIN
PUBLISH_ENDEPOUT[n]	0x1B0		Publish configuration for event ENDEPOUT[n]
PUBLISH_ENDISOOUT	0x1D0		Publish configuration for event ENDISOOUT
PUBLISH_SOF	0x1D4		Publish configuration for event SOF
PUBLISH_USBEVENT	0x1D8		Publish configuration for event USBEVENT
PUBLISH_EPOSETUP	0x1DC		Publish configuration for event EPOSETUP
PUBLISH_EPDATA	0x1E0		Publish configuration for event EPDATA
SHORTS	0x200		Shortcuts between local events and tasks
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
EVENTCAUSE	0x400		Details on what caused the USBEVENT event
HALTED.EPIN[n]	0x420		IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[n]	0x444		OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
EPSTATUS	0x468		Provides information on which endpoint's EasyDMA registers have been captured
EPDATASTATUS	0x46C		Provides information on which endpoint(s) an acknowledged data transfer has
	0		occurred (EPDATA event)
USBADDR	0x470		Device USB address
	0,470		



Register	Offset	Security	Description
BMREQUESTTYPE	0x480		SETUP data, byte 0, bmRequestType
BREQUEST	0x484		SETUP data, byte 1, bRequest
WVALUEL	0x488		SETUP data, byte 2, LSB of wValue
WVALUEH	0x48C		SETUP data, byte 3, MSB of wValue
WINDEXL	0x490		SETUP data, byte 4, LSB of windex
WINDEXH	0x494		SETUP data, byte 5, MSB of windex
WLENGTHL	0x498		SETUP data, byte 6, LSB of wLength
WLENGTHH	0x49C		SETUP data, byte 7, MSB of wLength
SIZE.EPOUT[n]	0x4A0		Number of bytes received last in the data stage of this OUT endpoint
SIZE.ISOOUT	0x4C0		Number of bytes received last on this ISO OUT data endpoint
ENABLE	0x500		Enable USB
USBPULLUP	0x504		Control of the USB pull-up
DPDMVALUE	0x508		State D+ and D- lines will be forced into by the DPDMDRIVE task. The DPDMNODRIVE
			task reverts the control of the lines to MAC IP (no forcing).
DTOGGLE	0x50C		Data toggle control and status
EPINEN	0x510		Endpoint IN enable
EPOUTEN	0x514		Endpoint OUT enable
EPSTALL	0x518		STALL endpoints
ISOSPLIT	0x51C		Controls the split of ISO buffers
FRAMECNTR	0x520		Returns the current value of the start of frame counter
LOWPOWER	0x52C		Controls USBD peripheral low power mode during USB suspend
ISOINCONFIG	0x530		Controls the response of the ISO IN endpoint to an IN token when no data is ready to
			be sent
EPIN[n].PTR	0x600		Data pointer
EPIN[n].MAXCNT	0x604		Maximum number of bytes to transfer
EPIN[n].AMOUNT	0x608		Number of bytes transferred in the last transaction
ISOIN.PTR	0x6A0		Data pointer
ISOIN.MAXCNT	0x6A4		Maximum number of bytes to transfer
ISOIN.AMOUNT	0x6A8		Number of bytes transferred in the last transaction
EPOUT[n].PTR	0x700		Data pointer
EPOUT[n].MAXCNT	0x704		Maximum number of bytes to transfer
EPOUT[n].AMOUNT	0x708		Number of bytes transferred in the last transaction
ISOOUT.PTR	0x7A0		Data pointer
ISOOUT.MAXCNT	0x7A4		Maximum number of bytes to transfer
ISOOUT.AMOUNT	0x7A8		Number of bytes transferred in the last transaction

Table 181: Register overview

7.39.13.1 TASKS_STARTEPIN[n] (n=0..7)

Address offset: 0x004 + (n × 0x4)

Captures the EPIN[n].PTR and EPIN[n].MAXCNT registers values, and enables endpoint IN n to respond to traffic from host

Bit n	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2											
ID					А										
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										
ID					Description										
А	W	TASKS_STARTEPIN			Captures the EPIN[n].PTR and EPIN[n].MAXCNT registers										
					values, and enables endpoint IN n to respond to traffic										
					from host										
			Trigger	1	Trigger task										



7.39.13.2 TASKS_STARTISOIN

Address offset: 0x024

Captures the ISOIN.PTR and ISOIN.MAXCNT registers values, and enables sending data on ISO endpoint

Bit n	umber			31 3	0 29	28	27 2	6 2	5 24	12	3 2 2	2 2 1	L 20) 19	18	17	16	5 15	5 14	13	12	11	10	9	8	7	6	5 ·	4 3	32	1	0
ID																																А
Rese	t 0x000	00000		0 0	0	0	0 (0 0	0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0
ID																																
А	W	TASKS_STARTISOIN								С	apt	ure	s tł	ne I	SO	N.F	PTR	R an	nd I	SOI	N.N	ЛA)	KCN	Tre	egis	ster	rs					
										Vä	alue	es, a	and	l en	ab	les	ser	ndir	ng (data	a or	n IS	0 e	ndp	oir	۱t						
			Trigger	1						Ti	rigg	er t	task	‹																		

7.39.13.3 TASKS_STARTEPOUT[n] (n=0..7)

Address offset: 0x028 + (n × 0x4)

Captures the EPOUT[n].PTR and EPOUT[n].MAXCNT registers values, and enables endpoint n to respond to traffic from host

Bit n	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2											
ID					A										
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										
ID															
А	W	TASKS_STARTEPOUT			Captures the EPOUT[n].PTR and EPOUT[n].MAXCNT										
					registers values, and enables endpoint n to respond to										
					traffic from host										
			Trigger	1	Trigger task										

7.39.13.4 TASKS_STARTISOOUT

Address offset: 0x048

Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers values, and enables receiving of data on ISO endpoint

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STARTISOOUT			Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers
					values, and enables receiving of data on ISO endpoint
			Trigger	1	Trigger task

7.39.13.5 TASKS_EPORCVOUT

Address offset: 0x04C

Allows OUT data stage on control endpoint 0



			Trigger	1								Trig	ge	r ta	ask																			
A W		TASKS_EPORCVOUT										Allo	ws	s 0	UT	da	ta s	tag	ge o	on	cor	ntro	l er	ndp	oin	t 0								_
												Des																						
Reset 0x0	set 0x0000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Bit numb	er			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

7.39.13.6 TASKS_EPOSTATUS

Address offset: 0x050

Allows status stage on control endpoint 0

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_EP0STATUS			Allows status stage on control endpoint 0
			Trigger	1	Trigger task

7.39.13.7 TASKS_EPOSTALL

Address offset: 0x054

Stalls data and status stage on control endpoint 0

Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_EPOSTALL			Stalls data and status stage on control endpoint 0
			Trigger	1	Trigger task

7.39.13.8 TASKS_DPDMDRIVE

Address offset: 0x058

Forces D+ and D- lines into the state defined in the DPDMVALUE register

Bit nu	mber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	w	TASKS_DPDMDRIVE			Forces D+ and D- lines into the state defined in the
					DPDMVALUE register
			Trigger	1	Trigger task

7.39.13.9 TASKS_DPDMNODRIVE

Address offset: 0x05C

Stops forcing D+ and D- lines into any state (USB engine takes control)



Bit number				31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID				А
Reset	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_DPDMNODRIVE			Stops forcing D+ and D- lines into any state (USB engine
					takes control)
			Trigger	1	Trigger task

7.39.13.10 SUBSCRIBE_STARTEPIN[n] (n=0..7)

Address offset: $0x084 + (n \times 0x4)$

Subscribe configuration for task STARTEPIN[n]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID			В	A A A A A A A A A
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that task STARTEPIN[n] will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.39.13.11 SUBSCRIBE_STARTISOIN

Address offset: 0x0A4

Subscribe configuration for task STARTISOIN

Bit n	Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STARTISOIN will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.39.13.12 SUBSCRIBE_STARTEPOUT[n] (n=0..7)

Address offset: 0x0A8 + (n × 0x4)

Subscribe configuration for task STARTEPOUT[n]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		В	АААААААА	
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STARTEPOUT[n] will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription



7.39.13.13 SUBSCRIBE_STARTISOOUT

Address offset: 0x0C8

Subscribe configuration for task STARTISOOUT

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID			В	A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task STARTISOOUT will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.39.13.14 SUBSCRIBE_EPORCVOUT

Address offset: 0x0CC

Subscribe configuration for task EPORCVOUT

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000				0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task EPORCVOUT will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.39.13.15 SUBSCRIBE_EPOSTATUS

Address offset: 0x0D0

Subscribe configuration for task EPOSTATUS

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Rese	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that task EPOSTATUS will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.39.13.16 SUBSCRIBE_EPOSTALL

Address offset: 0x0D4

Subscribe configuration for task EPOSTALL



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task EPOSTALL will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.39.13.17 SUBSCRIBE_DPDMDRIVE

Address offset: 0x0D8

Subscribe configuration for task DPDMDRIVE

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that task DPDMDRIVE will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription

7.39.13.18 SUBSCRIBE_DPDMNODRIVE

Address offset: 0x0DC

Subscribe configuration for task DPDMNODRIVE

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that task DPDMNODRIVE will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.39.13.19 EVENTS_USBRESET

Address offset: 0x100

Signals that a USB reset condition has been detected on USB lines

Bit numb	ber			31 30 29 28	27 26	25 24	1232	2 21 3	20 19	9 18	17 1	6 15	14	13 12	111	10 9	8	76	5	4	32	2 1	0
ID																							A
Reset 0x0	0000	00000		0 0 0 0	0 0	0 0	0 (0 0	0 0	0	0 (0 0	0	0 0	0	0 0	0	0 0	0	0	0 0	0	0
ID R/V																							
A RW	N	EVENTS_USBRESET					Sign	als th	at a	USB	rese	et co	ndit	ion h	ias b	een o	lete	cted	on				
							USB	lines															
			NotGenerated	0			Ever	nt not	gen	erat	ed												
			Generated	1			Ever	nt ger	erat	bet													



7.39.13.20 EVENTS_STARTED

Address offset: 0x104

Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT[n].PTR and EPOUT[n].MAXCNT registers have been captured on all endpoints reported in the EPSTATUS register

Bit n	umber			31	30 2	29 28	3 27 3	26 2	5 24	4 23	3 2	2 21	. 20	19	18	17 1	61	5 14	113	12	11 1	10 9	8	7	6	5	4	3 2	. 1	0
ID																														А
Rese	t 0x000	00000		0	0	0 0	0	0 0	0 (0	0	0 0	0	0	0	0 0) (0 (0	0	0	0 0	0	0	0	0	0	0 0	0	0
ID																														
А	RW	EVENTS_STARTED								С	onf	firm	s th	nat t	he	EPIN	V[n]].PT	R aı	nd E	PIN	[n].	MAX	KCN	Т, о	r				
										EF	PO	UT[r	n].P	TR	and	EPO	יטכ	T[n]	.MA	XCI	NT r	egis	ters	ha	ve					
										be	eer	n caj	ptu	red	on	all e	nd	poir	nts r	ерс	orte	d in	the	EPS	STAT	rus	5			
										re	egis	ster																		
			NotGenerated	0						E١	ver	nt no	ot g	ene	rate	ed														
			Generated	1						E٧	ven	nt ge	enei	rate	d															

7.39.13.21 EVENTS_ENDEPIN[n] (n=0..7)

Address offset: $0x108 + (n \times 0x4)$

The whole EPIN[n] buffer has been consumed. The buffer can be accessed safely by software.

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_ENDEPIN			The whole EPIN[n] buffer has been consumed. The buffer
					can be accessed safely by software.
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.39.13.22 EVENTS_EPODATADONE

Address offset: 0x128

An acknowledged data transfer has taken place on the control endpoint

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	RW	EVENTS_EPODATADONE			An acknowledged data transfer has taken place on the
					control endpoint
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.39.13.23 EVENTS_ENDISOIN

Address offset: 0x12C

The whole ISOIN buffer has been consumed. The buffer can be accessed safely by software.



Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	RW	EVENTS_ENDISOIN			The whole ISOIN buffer has been consumed. The buffer
					can be accessed safely by software.
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.39.13.24 EVENTS_ENDEPOUT[n] (n=0..7)

Address offset: $0x130 + (n \times 0x4)$

The whole EPOUT[n] buffer has been consumed. The buffer can be accessed safely by software.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EVENTS_ENDEPOUT			The whole EPOUT[n] buffer has been consumed. The
					buffer can be accessed safely by software.
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.39.13.25 EVENTS_ENDISOOUT

Address offset: 0x150

The whole ISOOUT buffer has been consumed. The buffer can be accessed safely by software.

	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
D	А
Reset 0x00000000 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID Value Description	
A RW EVENTS_ENDISOOUT The whole ISOOUT buffe	er has been consumed. The buffer
can be accessed safely b	by software.
NotGenerated 0 Event not generated	
Generated 1 Event generated	

7.39.13.26 EVENTS_SOF

Address offset: 0x154

Signals that a SOF (start of frame) condition has been detected on USB lines

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_SOF			Signals that a SOF (start of frame) condition has been
					detected on USB lines
			NotGenerated	0	Event not generated
			Generated		Event generated



7.39.13.27 EVENTS_USBEVENT

Address offset: 0x158

An event or an error not covered by specific events has occurred. Check EVENTCAUSE register to find the cause.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	EVENTS_USBEVENT			An event or an error not covered by specific events has
					occurred. Check EVENTCAUSE register to find the cause.
			NotGenerated	0	Event not generated
			Generated	1	Event generated
			Generated	1	Event generated

7.39.13.28 EVENTS_EPOSETUP

Address offset: 0x15C

A valid SETUP token has been received (and acknowledged) on the control endpoint

Bit num	nber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset C	0x0000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID F					Description
A F	RW	EVENTS_EPOSETUP			A valid SETUP token has been received (and
					acknowledged) on the control endpoint
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.39.13.29 EVENTS_EPDATA

Address offset: 0x160

A data transfer has occurred on a data endpoint, indicated by the EPDATASTATUS register

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
А	RW	EVENTS_EPDATA			A data transfer has occurred on a data endpoint, indicated
					by the EPDATASTATUS register
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.39.13.30 PUBLISH_USBRESET

Address offset: 0x180

Publish configuration for event USBRESET



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		В	A A A A A A A A	
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event USBRESET will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.39.13.31 PUBLISH_STARTED

Address offset: 0x184

Publish configuration for event STARTED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					
А	RW	CHIDX		[2550]	DPPI channel that event STARTED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing

7.39.13.32 PUBLISH_ENDEPIN[n] (n=0..7)

Address offset: $0x188 + (n \times 0x4)$

Publish configuration for event ENDEPIN[n]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that event ENDEPIN[n] will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.39.13.33 PUBLISH_EPODATADONE

Address offset: 0x1A8

Publish configuration for event EPODATADONE

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					
А	RW	CHIDX		[2550]	DPPI channel that event EPODATADONE will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



7.39.13.34 PUBLISH_ENDISOIN

Address offset: 0x1AC

Publish configuration for event ENDISOIN

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		В	A A A A A A A A A A A A A A A A A A A	
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					
А	RW	CHIDX		[2550]	DPPI channel that event ENDISOIN will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.39.13.35 PUBLISH_ENDEPOUT[n] (n=0..7)

Address offset: 0x1B0 + (n × 0x4)

Publish configuration for event ENDEPOUT[n]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					
А	RW	CHIDX		[2550]	DPPI channel that event ENDEPOUT[n] will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.39.13.36 PUBLISH_ENDISOOUT

Address offset: 0x1D0

Publish configuration for event ENDISOOUT

Bit n	Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					
А	RW	CHIDX		[2550]	DPPI channel that event ENDISOOUT will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.39.13.37 PUBLISH_SOF

Address offset: 0x1D4

Publish configuration for event SOF



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		В	A A A A A A A A A A A A A A A A A A A	
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					
А	RW	CHIDX		[2550]	DPPI channel that event SOF will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.39.13.38 PUBLISH_USBEVENT

Address offset: 0x1D8

Publish configuration for event USBEVENT

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event USBEVENT will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled		Enable publishing

7.39.13.39 PUBLISH_EPOSETUP

Address offset: 0x1DC

Publish configuration for event EPOSETUP

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID					
А	RW	CHIDX		[2550]	DPPI channel that event EPOSETUP will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.39.13.40 PUBLISH_EPDATA

Address offset: 0x1E0

Publish configuration for event EPDATA

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				В	ААААААА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that event EPDATA will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



7.39.13.41 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ЕДСВА
Rese	et 0x000	00000		0 0 0 0 0 0 0	
А	RW	EPODATADONE_STARTE	PINO		Shortcut between event EPODATADONE and task
					STARTEPIN[0]
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	EPODATADONE_STARTE	P		Shortcut between event EPODATADONE and task
					STARTEPOUT[0]
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
С	RW	EPODATADONE_EPOSTA	TUS		Shortcut between event EPODATADONE and task
					EPOSTATUS
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
D	RW	ENDEPOUT0_EPOSTATU	JS		Shortcut between event ENDEPOUT[0] and task EPOSTATUS
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
Е	RW	ENDEPOUT0_EPORCVO	UT		Shortcut between event ENDEPOUT[0] and task
					EPORCVOUT
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

7.39.13.42 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Ŷ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	USBRESET			Enable or disable interrupt for event USBRESET
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	STARTED			Enable or disable interrupt for event STARTED
			Disabled	0	Disable
			Enabled	1	Enable
C-J	RW	ENDEPIN[i] (i=07)			Enable or disable interrupt for event ENDEPIN[i]
			Disabled	0	Disable
			Enabled	1	Enable
К	RW	EPODATADONE			Enable or disable interrupt for event EPODATADONE
			Disabled	0	Disable
			Enabled	1	Enable
L	RW	ENDISOIN			Enable or disable interrupt for event ENDISOIN
			Disabled	0	Disable
			Enabled	1	Enable



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Y	YXWVUTSRQPONMLKJIHGFEDCBA
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
M-T	RW	ENDEPOUT[i] (i=07)			Enable or disable interrupt for event ENDEPOUT[i]
			Disabled	0	Disable
			Enabled	1	Enable
U	RW	ENDISOOUT			Enable or disable interrupt for event ENDISOOUT
			Disabled	0	Disable
			Enabled	1	Enable
V	RW	SOF			Enable or disable interrupt for event SOF
			Disabled	0	Disable
			Enabled	1	Enable
W	RW	USBEVENT			Enable or disable interrupt for event USBEVENT
			Disabled	0	Disable
			Enabled	1	Enable
х	RW	EPOSETUP			Enable or disable interrupt for event EPOSETUP
			Disabled	0	Disable
			Enabled	1	Enable
Y	RW	EPDATA			Enable or disable interrupt for event EPDATA
			Disabled	0	Disable
			Enabled	1	Enable

7.39.13.43 INTENSET

Address offset: 0x304

Enable interrupt

Rit n	umber			21 20 20 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	umber				
ID					′X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x000				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W	Field	Value ID	Value	Description
А	RW	USBRESET			Write '1' to enable interrupt for event USBRESET
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	STARTED			Write '1' to enable interrupt for event STARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
C-J	RW	ENDEPIN[i] (i=07)			Write '1' to enable interrupt for event ENDEPIN[i]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
К	RW	EPODATADONE			Write '1' to enable interrupt for event EPODATADONE
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	ENDISOIN			Write '1' to enable interrupt for event ENDISOIN
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
M-T	RW	ENDEPOUT[i] (i=07)			Write '1' to enable interrupt for event ENDEPOUT[i]



Bit r	umber			313	30	29	28	27	726	52	52	42	23	22	21	20	0.1	91	81	17 -	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID									_	_																					G						
	et 0x000	00000		0	0	0	0	0	0																												
	_		Set	1								E	Ena	abl	e																						
			Disabled	0								F	Rea	ad:	Di	sal	ble	d																			
			Enabled	1								F	Rea	ad:	En	nak	ole	d																			
U	RW	ENDISOOUT										١	Wr	rite	'1'	tc	o e	nal	ole	int	ter	rup	ot f	or	eve	nt	EN	DIS	00	UT							
			Set	1								E	Ena	abl	e																						
			Disabled	0								F	Rea	ad:	Di	sa	ble	d																			
			Enabled	1								F	Rea	ad:	En	nab	ole	d																			
V	RW	SOF										١	Wr	rite	'1'	tc	o ei	nal	ole	int	ter	rup	ot f	or	eve	nt	SO	F									
			Set	1								E	Ena	abl	e																						
			Disabled	0								F	Rea	ad:	Di	sal	ble	d																			
			Enabled	1								F	Rea	ad:	En	nab	ole	d																			
W	RW	USBEVENT										١	Wr	rite	'1'	tc	o e	nal	ole	int	ter	rup	ot f	or	eve	nt	USI	BE\	/EN	Т							
			Set	1								E	Ena	abl	e																						
			Disabled	0								F	Rea	ad:	Di	sal	ble	d																			
			Enabled	1								F	Rea	ad:	En	nab	ole	d																			
Х	RW	EPOSETUP										١	Wr	rite	'1'	tc	o ei	nal	ole	int	ter	rup	ot f	or	eve	nt	EP(DSE	TU)							
			Set	1								E	Ena	abl	e																						
			Disabled	0								F	Rea	ad:	Di	sal	ble	d																			
			Enabled	1								F	Rea	ad:	En	nab	ole	d																			
Y	RW	EPDATA														tc	o ei	nal	ole	int	ter	rup	ot f	or	eve	nt	EPI	DAT	A								
			Set	1										abl																							
			Disabled	0								F	Rea	ad:	Di	sa	ble	d																			
			Enabled	1								F	Rea	ad:	En	nab	ole	d																			

7.39.13.44 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Y	′ X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0	
ID					Description
A	RW	USBRESET			Write '1' to disable interrupt for event USBRESET
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	STARTED			Write '1' to disable interrupt for event STARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
C-J	RW	ENDEPIN[i] (i=07)			Write '1' to disable interrupt for event ENDEPIN[i]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
к	RW	EPODATADONE			Write '1' to disable interrupt for event EPODATADONE
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled



Bit nu	umber			31	30 2	29 28	3 27	26 2	25 24	12	3 2 2	21	20 1	91	8 17	16	15	14	13 1	12 1	111	9 0	8	7	6	5	43	2	1	0
ID									Y	X	< w	V	U .	T S	5 R	Q	Ρ	0	NI	И	LΚ	J	1	Н	G	F	ЕC) C	В	A
Rese	t 0x000	00000		0	0	0 0	0	0	0 0	C	0 0	0	0) (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0
L	RW	ENDISOIN								V	Vrite	'1'	to d	isał	ole i	nte	rru	ot f	or e	ver	nt EN	IDI	soi	N						
			Clear	1						D	isab	le																		
			Disabled	0						R	ead:	Dis	sable	ed																
			Enabled	1						R	ead:	En	able	d																
M-T	RW	ENDEPOUT[i] (i=07)								V	Vrite	'1'	to d	isał	ole i	nte	rru	ot f	or e	ver	nt EM	NDE	PO	UT[i]					
			Clear	1						D	isab	le																		
			Disabled	0						R	ead:	Dis	sable	ed																
			Enabled	1						R	ead:	En	able	d																
U	RW	ENDISOOUT								V	Vrite	'1'	to d	isał	ole i	nte	rru	ot f	or e	ver	nt EN	IDI	soc	DUT						
			Clear	1						D	isab	le																		
			Disabled	0						R	ead:	Dis	sable	ed																
			Enabled	1						R	ead:	: En	able	d																
V	RW	SOF								V	Vrite	'1'	to d	isał	ole i	nte	rrup	ot f	or e	ver	nt SC	DF								
			Clear	1						D	isab	le																		
			Disabled	0						R	ead:	Dis	sable	d																
			Enabled	1						R	ead:	En	able	d																
W	RW	USBEVENT								V	Vrite	'1'	to d	isał	ole i	nte	rru	ot f	or e	ver	nt US	SBE	VEN	T						
			Clear	1						D	isab	le																		
			Disabled	0						R	ead:	Dis	sable	ed																
			Enabled	1						R	ead:	: En	able	d																
х	RW	EPOSETUP								V	Vrite	'1'	to d	isał	ole i	nte	rru	ot f	or e	ver	nt EF	0S	ETU	Ρ						
			Clear	1						D	isab	le																		
			Disabled	0						R	ead:	Dis	sable	ed																
			Enabled	1							ead:																			
Y	RW	EPDATA									Vrite		to d	isał	ole i	nte	rru	ot f	or e	ver	nt EF	DA	TA							
			Clear	1							isab																			
			Disabled	0							ead:																			
			Enabled	1						R	ead:	En	able	d																

7.39.13.45 EVENTCAUSE

Address offset: 0x400

Details on what caused the USBEVENT event

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ISOOUTCRC			CRC error was detected on isochronous OUT endpoint 8.
					Write '1' to clear.
			NotDetected	0	No error detected
			Detected	1	Error detected
В	RW	SUSPEND			Signals that USB lines have been idle long enough for the
					device to enter suspend. Write '1' to clear.
			NotDetected	0	Suspend not detected
			Detected	1	Suspend detected
С	RW	RESUME			Signals that a RESUME condition (K state or activity restart)
					has been detected on USB lines. Write '1' to clear.
			NotDetected	0	Resume not detected



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Detected	1	Resume detected
D	RW	USBWUALLOWED			USB MAC has been woken up and operational. Write '1' to
					clear.
			NotAllowed	0	Wake up not allowed
			Allowed	1	Wake up allowed
Е	RW	READY			USB device is ready for normal operation. Write '1' to clear.
			NotDetected	0	USBEVENT was not issued due to USBD peripheral ready
			Ready	1	USBD peripheral is ready

7.39.13.46 HALTED.EPIN[n] (n=0..7)

Address offset: $0x420 + (n \times 0x4)$

IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.

Bit n	umber			31 30) 29	28 2	27 2	5 2!	5 24	23	3 2 2	2 21	12	01	.9 1	18 1	17 1	16	15	14	13	121	1 10	9	8	7	6	5	4	3	2	1 0
ID																			A	A	А	A A	A	A	A	А	A	A	А	А	A	A A
Rese	et 0x000	00000		0 0	0	0	0 0	0	0	0	0	0	C) (D	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 0
ID																																
А	R	GETSTATUS								IN		do	oir	.+ I	hal	+ ~ ~				~~~~									+0			
	i.	GEISTATOS								IIN	i en	iup	011	IL I	iai	leo	Sta	atu	15. (LdI	i be	use	d as	IS	as r	esp	0011	se	ιο			
	n	GEISIAIOS																			oint		d as	15	as r	esp	011	se	10			
	ĸ		NotHalted	0						а		tSta	atu	s()	re	qu	est	to					d as	i IS	as r	esp		se	10			

7.39.13.47 HALTED.EPOUT[n] (n=0..7)

Address offset: $0x444 + (n \times 0x4)$

OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.

Bit n	umber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	R	GETSTATUS			OUT endpoint halted status. Can be used as is as response
					to a GetStatus() request to endpoint.
			NotHalted	0	Endpoint is not halted
			Halted		Endpoint is halted

7.39.13.48 EPSTATUS

Address offset: 0x468

Provides information on which endpoint's EasyDMA registers have been captured



																																_
Bit n	umber			31	. 30	29 :	28 2	7 26	5 2 5	24	23	22	21	20	19	18	17	16 :	15 3	14 1	13 1	12 11	. 10	9	8	7	6	5 4	43	2	1	0
ID										R	Q	Ρ	0	N	М	L	K	J							I.	н	G	FΙ	E D	C	В	А
Rese	t 0x000	00000		0	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0 0	0	0	0
ID																																
A-I	RW	EPIN[i] (i=08)									Ca	ptu	red	sta	ate	of	enc	lpo	int'	s Ea	asyl	DMA	\ reg	giste	ers.	W	rite	'1'				
											to	clea	ar.																			
			NoData	0							Eas	syD	MA	re	gist	ters	s ha	ve	not	t be	een	capt	ure	d fo	or tl	nis						
											en	dpc	oint																			
			DataDone	1							Eas	syD	MA	re	gist	ters	s ha	ve	bee	en o	capt	ture	d fo	r th	is e	nd	poi	nt				
J-R	RW	EPOUT[i] (i=08)									Ca	ptu	red	sta	ate	of	enc	lpo	int'	s Ea	asyl	DMA	\ reg	giste	ers.	W	rite	'1'				
											to	clea	ar.																			
			NoData	0							Eas	syD	MA	re	gist	ters	s ha	ve	not	t be	een	capt	ure	d fo	or tl	nis						
											en	dpc	oint																			
			DataDone	1							Eas	syD	MA	re	gist	ters	s ha	ve	bee	en o	capt	ture	d fo	r th	is e	nd	poi	nt				

7.39.13.49 EPDATASTATUS

Address offset: 0x46C

Provides information on which endpoint(s) an acknowledged data transfer has occurred (EPDATA event)

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					NMLKJIH GFEDCBA
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A-G	RW	EPIN[i] (i=17)			Acknowledged data transfer on this IN endpoint. Write '1'
					to clear.
			NotDone	0	No acknowledged data transfer on this endpoint
			DataDone	1	Acknowledged data transfer on this endpoint has occurred
H-N	RW	EPOUT[i] (i=17)			Acknowledged data transfer on this OUT endpoint. Write
					'1' to clear.
			NotStarted	0	No acknowledged data transfer on this endpoint
			Started	1	Acknowledged data transfer on this endpoint has occurred

7.39.13.50 USBADDR

Address offset: 0x470

Device USB address

Bit n	umber		31 30 29	9 28 27	26 25	24 2	3 22 2	21 20	19 1	l8 17	16	15 1	413	12 13	1 10	9	87	6	5	4	32	1	0
ID																		А	А	А	A A	A	A
Rese	et 0x000	00000	0 0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0 0	0	0	0 0	0	0	0	0 0	0	0
ID																							
А	R	ADDR				D	evice	USB	add	ress													_

7.39.13.51 BMREQUESTTYPE

Address offset: 0x480

SETUP data, byte 0, bmRequestType



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВВАААА
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	RECIPIENT			Data transfer type
			Device	0	Device
			Interface	1	Interface
			Endpoint	2	Endpoint
			Other	3	Other
В	R	ТҮРЕ			Data transfer type
			Standard	0	Standard
			Class	1	Class
			Vendor	2	Vendor
С	R	DIRECTION			Data transfer direction
			HostToDevice	0	Host-to-device
			DeviceToHost	1	Device-to-host

7.39.13.52 BREQUEST

Address offset: 0x484

SETUP data, byte 1, bRequest

Bit r	umber			31 30 29 28 27 26 25 24	¹ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	R	BREQUEST			SETUP data, byte 1, bRequest. Values provided for
					standard requests only, user must implement class and
					vendor values.
			STD_GET_STATUS	0	Standard request GET_STATUS
			STD_CLEAR_FEATURE	1	Standard request CLEAR_FEATURE
			STD_SET_FEATURE	3	Standard request SET_FEATURE
			STD_SET_ADDRESS	5	Standard request SET_ADDRESS
			STD_GET_DESCRIPTOR	6	Standard request GET_DESCRIPTOR
			STD_SET_DESCRIPTOR	7	Standard request SET_DESCRIPTOR
			STD_GET_CONFIGURAT	OBN .	Standard request GET_CONFIGURATION
			STD_SET_CONFIGURATI	O9N	Standard request SET_CONFIGURATION
			STD_GET_INTERFACE	10	Standard request GET_INTERFACE
			STD_SET_INTERFACE	11	Standard request SET_INTERFACE
			STD_SYNCH_FRAME	12	Standard request SYNCH_FRAME

7.39.13.53 WVALUEL

Address offset: 0x488

SETUP data, byte 2, LSB of wValue

,																			
ID R/	'W Field					escript													
Reset 0x	00000000	ט	0 0 0 0	000	0 0	0 0	0	0 0	0 0	0	0 0	0 0	0 0	0	0	0 0	0	0 0	0
ID															A	4 A	A	A A	A
Bit numb	ber		31 30 29 28	27 26 25	5 24 23	3 22 21	1 20 1	l9 18	17 1	6 15	14 13	12 11	L 10 9	8	7	65	4	3 2	1 (



7.39.13.54 WVALUEH

Address offset: 0x48C

SETUP data, byte 3, MSB of wValue

	R/W	Field WVALUEH	Value ID	Value	Descr	iption P data, l		MCC	e of v	w/alu	10								
Rese		000000		0 0 0 0 0 0			000	0	0 0	0	0 0	0 0	0	0	0	0 (0 (0	0 0
ID														A	A	AA	A A	А	A A
Bit n	umber			31 30 29 28 27 26 2	5 24 23 22	21 20 1	9 18 1	7 16	15 14	4 13 1	12 11 1	.0 9	8	7	6	5 4	43	2	1 0

7.39.13.55 WINDEXL

Address offset: 0x490

SETUP data, byte 4, LSB of wIndex

		WINDEXL		SETUP data, byte 4, LSB of windex
ID				
Rese	et 0x000	00000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.39.13.56 WINDEXH

Address offset: 0x494

SETUP data, byte 5, MSB of windex

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 A A A A A A A	
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID				

7.39.13.57 WLENGTHL

Address offset: 0x498

SETUP data, byte 6, LSB of wLength

ID				ААААААА
Rese	t 0x000	00000	0 0 0 0 0 0	 0 0 0 0 0 0 0 0 0 0
ID				

7.39.13.58 WLENGTHH

Address offset: 0x49C

SETUP data, byte 7, MSB of wLength



A D	WLENGTHH		SETUP data, byte 7, MSB of wLength
Reset 0x0	000000	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A
Bit numbe	er	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7.39.13.59 SIZE.EPOUT[n] (n=0..7)

Address offset: 0x4A0 + (n × 0x4)

Number of bytes received last in the data stage of this OUT endpoint

Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer

Bit r	umber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ААААААА
Rese	et 0x000	00000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А	RW	SIZE		Number of bytes received last in the data stage of this OUT
				endpoint

7.39.13.60 SIZE.ISOOUT

Address offset: 0x4C0

Number of bytes received last on this ISO OUT data endpoint

Bit n	umber			313	02	29 28	3 27	26	25	242	23	22	21	20	19 :	18 1	7 1	.6 1	.5 1	41	3 1 2	11	10	9	8	7	6	5	4	3	2	1	0
ID																		В						A	A	A	А	А	А	А	A	A	A
Rese	t 0x000	10000		0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	1	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																	
А	R	SIZE								I	Nu	mb	er	of I	oyte	es re	ece	ive	d la	st c	n tl	nis I	SO	วบ	Тd	ata	1						
										6	enc	dpo	oint																				
в	R	ZERO								Z	Zer	o-le	eng	gth	dat	a p	ack	et i	ece	eive	d												
			Normal	0						ſ	No	zer	ro-l	enį	gth	dat	a re	ece	ive	d, u	se v	alu	e in	SIZ	Έ								
			ZeroData	1						Z	Zer	o-le	eng	gth	dat	a re	ecei	ive	d, ię	gno	re v	alue	in	SIZ	E								

7.39.13.61 ENABLE

Address offset: 0x500

Enable USB

After writing Disabled to this register, reading the register will return Enabled until USBD is completely disabled.

Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Reset 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W				Description
A RW	ENABLE			Enable USB
		Disabled	0	USB peripheral is disabled
		Enabled	1	USB peripheral is enabled



7.39.13.62 USBPULLUP

Address offset: 0x504

Control of the USB pull-up

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
A RW CONNECT			Control of the USB pull-up on the D+ line
	Disabled	0	Pull-up is disconnected
	Enabled	1	Pull-up is connected to D+

7.39.13.63 DPDMVALUE

Address offset: 0x508

State D+ and D- lines will be forced into by the DPDMDRIVE task. The DPDMNODRIVE task reverts the control of the lines to MAC IP (no forcing).

Bit numb	er			313	30 29	28 2	27 26	25	24 2	3 2	2 21	20	19 1	18 1	7 16	5 15	14 1	13 12	2 1 1	10 9	98	7	6	5	4 3	2	1	0
ID																									AA	A	А	А
Reset Ox(000000	00		0	0 0	0	0 0	0	0 0	0 0	0 0	0	0	0 0	0	0	0	0 0	0	0 (0 0	0	0	0	0 0	0	0	0
A RW	V STA	ATE							S	tate	e D+	an	d D-	line	es w	ill b	e fo	rced	into	by	the	DPE	M	DRIN	/E			
									ta	ask																		
			Resume	1					D	0+ fo	orce	d lo	ow, [D- fo	rce	d hi	gh (I	K sta	te) f	or a	tim	ing	pre	set	in			
									h	ard	lwar	e (5	50 µ	s or	5 m	s, d	epe	ndin	g or	bus	s sta	te)						
			J	2					D	0+ fo	orce	d h	igh,	D- f	orce	ed lo	ow (J sta	te)									
			К	4					D	0+ fo	orce	d lo	ow, [D- fo	rce	d hi	gh (I	K sta	te)									

7.39.13.64 DTOGGLE

Address offset: 0x50C

Data toggle control and status

First write this register with VALUE=Nop to select the endpoint, then either read it to get the status from VALUE, or write it again with VALUE=Data0 or Data1



Bit r	number			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ССВ ААА
Rese	et 0x000	000100		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0
А	RW	EP			Select bulk endpoint number
В	RW	10			Selects IN or OUT endpoint
			Out	0	Selects OUT endpoint
			In	1	Selects IN endpoint
С	RW	VALUE			Data toggle value
			Nop	0	No action on data toggle when writing the register with
					this value
			Data0	1	Data toggle is DATA0 on endpoint set by EP and IO
			Data1	2	Data toggle is DATA1 on endpoint set by EP and IO

7.39.13.65 EPINEN

Address offset: 0x510

Endpoint IN enable

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ІНСГЕСВА
Rese	t 0x000	00001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A-H	RW	IN[i] (i=07)			Enable IN endpoint i
			Disable	0	Disable endpoint IN i (no response to IN tokens)
			Enable	1	Enable endpoint IN i (response to IN tokens)
I.	RW	ISOIN			Enable ISO IN endpoint
			Disable	0	Disable ISO IN endpoint 8
			Enable	1	Enable ISO IN endpoint 8

7.39.13.66 EPOUTEN

Address offset: 0x514

Endpoint OUT enable

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					I H G F E D C B A
Rese	t 0x000	00001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A-H	RW	OUT[i] (i=07)			Enable OUT endpoint i
			Disable	0	Disable endpoint OUT i (no response to OUT tokens)
			Enable	1	Enable endpoint OUT i (response to OUT tokens)
I.	RW	ISOOUT			Enable ISO OUT endpoint 8
			Disable	0	Disable ISO OUT endpoint 8
			Enable	1	Enable ISO OUT endpoint 8

7.39.13.67 EPSTALL

Address offset: 0x518

STALL endpoints



Bit n	umber			31 30) 29 2	28 27	26 2	25 24	123	3 2 2	2 2 1	20	19 :	18 1	7 1	5 15	14	13 1	12 1	1 10	9	8	7 (6 5	54	3	2	1	0
ID																						С	В				A	А	A
Rese	t 0x000	00000		0 0	0	0 0	0	0 0	0	0	0	0	0	0 (0 0	0	0	0	0 0	0 0	0	0	0 (0 (0 0	0	0	0	0
ID																													
А	W	EP							Se	elec	t er	ndp	oint	nu	mbe	er													
В	W	Ю							Se	elec	ts II	N O	r Ol	JT e	ndp	oin	t												
			Out	0					Se	elec	ts C	DUT	en	dpo	int														
			In	1					Se	elec	ts II	N ei	ndp	oint	t														
С	W	STALL							Sta	alls	sele	cte	d ei	ndp	oint														
			UnStall	0					Do	on't	t sta	ill s	elec	ted	ene	dpoi	nt												
			Stall	1					Sta	alls	sele	cte	d ei	ndp	oint														

7.39.13.68 ISOSPLIT

Address offset: 0x51C

Controls the split of ISO buffers

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	A A A A A A A A A A A A A A A A A A A
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Description
	Controls the split of ISO buffers
0x0000	Full buffer dedicated to either ISO IN or OUT
0x0080	Lower half for IN, upper half for OUT
)	0 0 0 0 0 0 0 0 alue x0000

7.39.13.69 FRAMECNTR

Address offset: 0x520

Returns the current value of the start of frame counter

A	R	FRAMECNTR		Returns the current value of the start of frame counter	
ID					
Rese	et 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000
ID				A A A A A A A A A A A A A A A A A A A	A A A
Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	2 1 0

7.39.13.70 LOWPOWER

Address offset: 0x52C

Controls USBD peripheral low power mode during USB suspend



Bit n	umber			31	. 30	292	28 27	26	25	242	23	22	21	20	19	18	17	16	15	14	13	8 1 2	2 1 1	. 10	9	8	7	6	5	4	3	2	1	0
ID																																		А
Rese	et 0x000	00000		0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
A	RW	LOWPOWER								(Cor	ntr	rols	US	BD	pe	ripł	ner	al	ow	-p	ow	er r	noc	de (dur	ing	US	БB					
										5	sus	spe	end																					
			ForceNormal	0							Sof	ftw	/are	m	ust	wr	ite	thi	s v	alu	e t	o e	xit	low	р	owe	er n	noc	de a	anc	ł			
										I	bef	for	e pe	erfo	orm	ing	g a	rer	no	e v	val	ke-I	иp											
			LowPower	1							Sof	ftw	/are	m	ust	wr	ite	thi	s v	alu	e t	o e	nte	r lo	w	ро	ver	m	ode	е				
										ä	afte	er	DM	Aa	and	so	ftw	are	e h	ave	fir	nisł	ned	int	era	icti	ng	wit	h t	he				
										I	USI	Вр	peri	phe	eral																			

7.39.13.71 ISOINCONFIG

Address offset: 0x530

Controls the response of the ISO IN endpoint to an IN token when no data is ready to be sent

Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	RESPONSE			Controls the response of the ISO IN endpoint to an IN
					token when no data is ready to be sent
			NoResp	0	Endpoint does not respond in that case
			ZeroData	1	Endpoint responds with a zero-length data packet in that
					case

7.39.13.72 EPIN[n].PTR (n=0..7)

Address offset: 0x600 + (n × 0x14)

Data pointer

Bit n	umber		313	30	29 :	282	27 2	262	25 :	24	23	22	21	20 :	19 :	18 1	L7 1	.6 1	15 1	L4 :	13 :	12 :	11 1	0	9	8	7	6	5 4	+ 3	2	1	0
ID			А	A	A	A	A	A	A	A	A	A	А	A	A	A	A	Α.	Α.	A	A	A	A	Α,	A	A.	A	Α.	A A	A A	A	A	А
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	0	0	0	0	0 0) (0	0	0
ID																																	
А	RW	PTR									Da	ta p	ooir	nter																			

See the memory chapter for details about which memories are available for EasyDMA.

7.39.13.73 EPIN[n].MAXCNT (n=0..7)

Address offset: 0x604 + (n × 0x14)

Maximum number of bytes to transfer

Bit n	umber		31 30 29	28 27	26 25	24 23	3 22 2	1 20 3	19 18	17 16	5 1 5 :	14 13	12 1	l 10	98	7	6	54	3	2	1 0
ID																	А	A A	A	А	A A
Rese	et 0x000	00000	0 0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0 0	0	0 0	0	0	0 0	0	0	0 0
ID																					
А	RW	MAXCNT	[640]			М	axim	um ni	umbe	r of b	oytes	to tr	ansfe	r							



7.39.13.74 EPIN[n].AMOUNT (n=0..7)

Address offset: 0x608 + (n × 0x14)

Number of bytes transferred in the last transaction

Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21	L 20 19 :	18 17 1	.6 15 :	14 13	12 11	10 9	8	76	5	43	2	1 0
ID												А	А	A A	A	A A
Rese	t 0x000	00000	0 0 0 0 0 0 0	0 0 0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0	0 0
ID																
А	R	AMOUNT		Number	r of byte	es tran	sferre	d in tl	ne las	t tran	sactic	n				

7.39.13.75 ISOIN.PTR

Address offset: 0x6A0

Data pointer

Bit r	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 3	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A A A A A A A A A A
Rese	et 0x00	000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
А	RW	PTR	Data pointer	
			See the memory chap	pter for details about which memories

are available for EasyDMA.

7.39.13.76 ISOIN.MAXCNT

Address offset: 0x6A4

Maximum number of bytes to transfer

Bit n	umber		31 30 29	28 27	7 26 2	5 24	23 22	2 21 2	0 19	18 1	7 16	15 1	4 13	12 1	1 10	9 8	37	6	5	4 3	2	1 0
ID																A	A A	А	А	A A	A	A A
Rese	t 0x000	00000	0 0 0	0 0	0 0	0 0	0 0	0	0 0	0 0	0 0	0 (0 0	0 (0 0	0 (0 0	0	0	0 0	0	0 0
ID																						
А	RW	MAXCNT	[10231]			Maxi	mum	nur	nber	of b	ytes	to tra	ansfe	r							

7.39.13.77 ISOIN.AMOUNT

Address offset: 0x6A8

Number of bytes transferred in the last transaction

A	R	AMOUNT		Nun	nber o	f byte	es trar	nsfer	red i	in the	e last	tran	sact	ion					
ID																			
Res	et 0x000	00000	0 0 0 0 0 0	00	00	0 0	0 0	0 0	0	0 (0 0	0 0	0	0	0	0 0	0	0	0 0
ID												A	А	А	А	A A	A	А	A A
Bit r	number		31 30 29 28 27 26 2	24 23 2	2 21 2	0 19 3	L8 17	16 1	5 14	13 1	2 11 3	10 9	8	7	6	54	3	2	1 0

7.39.13.78 EPOUT[n].PTR (n=0..7)

Address offset: 0x700 + (n × 0x14)

Data pointer



Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 2	20 19 18 17 16 15 14 13 12 11 10	9876543210
ID			A A A A A A A A A A A A A A A A A A A	АААААААААА	
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0		0 0 0 0 0 0 0 0 0 0
ID					
А	RW	PTR	Data poin	iter	

See the memory chapter for details about which memories are available for EasyDMA.

7.39.13.79 EPOUT[n].MAXCNT (n=0..7)

Address offset: $0x704 + (n \times 0x14)$

Maximum number of bytes to transfer

А	RW	MAXCNT	[640]				N	1axir	num	nur	nber	ofl	oyte	s to	trar	nsfer									
ID																									
Rese	et 0x000	00000	0 0	0 0	0 0	0	0 0	0 (0 (0 0	0	0 0	0 0	0	0 (0 0	0	0	0 0	0	0	0	0 (0 0	0
ID																				А	А	А	A	4 A	AA
Bit r	umber		31 30	29 28	27 26	5 25	24 2	3 2 2	21 2	0 19	9 18 1	L7 1	6 15	14	13 1	2 1 1	10	9	87	6	5	4	3	2 1	. 0

7.39.13.80 EPOUT[n].AMOUNT (n=0..7)

Address offset: 0x708 + (n × 0x14)

Number of bytes transferred in the last transaction

Bit n	umber		31 30 29 2	8 27 26	25 24	23 22	21 20) 19 1	.8 17 :	16 15	14 1	3 12 1	.1 10	9	87	6	5	43	2	1 0
ID																А	A	A A	A	A A
Rese	t 0x000	00000	0 0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0 0	0 (0 0	0 0	0	0 0	0	0	0 0	0	0 0
ID																				
А	R	AMOUNT				Num	ber of	byte	s tran	sferr	ed in	the la	ist tra	insa	ctior	۱				

7.39.13.81 ISOOUT.PTR

Address offset: 0x7A0

Data pointer

Bit n	umber		313	0 29	9 28	27	26	25	24	23	22	212	0 1	9 18	3 17	16	15	14 1	.3 1	2 1	L 10	9	8	7	6	5 4	43	2	1	0
ID			A,	A A	A	А	А	A	A	A	A	A	4 A	A	A	А	А	A	A A	A A	А	А	А	А	А	A	ΑΑ	A	А	А
Rese	t 0x000	00000	0	0 0	0	0	0	0	0	0	0	0	0 0) (0	0	0	0	0 0) (0	0	0	0	0	0	0 0	0	0	0
ID										De																				
A	RW	PTR								Dat	ta p	oin	ter																	

See the memory chapter for details about which memories are available for EasyDMA.

7.39.13.82 ISOOUT.MAXCNT

Address offset: 0x7A4

Maximum number of bytes to transfer



Bit number 31 30 29 28 27 26 25 24 23 22 1 20 19 18 17 16 15 14 13 12 11 0 9 8 7 6 5 4 3 2 1 0 ID Reset 0x00000000 Description ID R/W Field Value ID Value Description 0	A RW MAXCNT		Maximum ı	number of	f bytes	to transf	er						
	ID R/W Field												
	Reset 0x00000000	0 0 0 0 0	0 0 0 0 0 0	000	00	000	0 0 0) ()	0	0 0	0	0 0	0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ID						ļ	AA	A	A A	А	A A	A A
	Bit number	31 30 29 28 27 26	25 24 23 22 21 20) 19 18 17	16 15 1	4 13 12 3	11 10 9	8	7	55	4	32	1 0

7.39.13.83 ISOOUT.AMOUNT

Address offset: 0x7A8

Number of bytes transferred in the last transaction

0 0 0 0 0
AAAAA
4 3 2 1 0
5

7.39.14 Electrical specification

7.39.14.1 USB Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
R _{USB,PU,ACTIVE}	Value of pull-up on D+, bus active (upstream device	1425	2300	3090	Ω
	transmitting)				
R _{USB,PU,IDLE}	Value of pull-up on D+, bus idle	900	1200	1575	Ω
t _{USB,DETRST}	Minimum duration of an SEO state to be detected as a USB			10	μs
	reset condition				
f _{USB,CLK}	Frequency of local clock, USB active		48		MHz
f _{USB,TOL}	Accuracy of local clock, USB active ³¹			±1000	ppm
T _{USB, JITTER}	Jitter on USB local clock, USB active			±1	ns

7.40 VMC — Volatile memory controller

VMC provides power control for RAM blocks.

Each RAM block, which may contain multiple RAM sections, can power up or power down independently in System ON and System OFF mode using RAM[n] registers. See the Memory chapter for more information about RAM blocks and sections.

7.40.1 RAM power states

The RAM power control registers are used for configuring the following:

- The RAM sections to be retained during System OFF
- The RAM sections to be retained and accessible during System ON

In System OFF, retention of a RAM section is configured in the RETENTION field of the corresponding register RAM[n].POWER (n=0..7) on page 736.

In System ON, retention and accessibility for a RAM section is configured in the RETENTION and POWER fields of the corresponding register RAM[n].POWER (n=0..7) on page 736.



³¹ The local clock can be stopped during USB suspend

The following table summarizes the behavior of these registers.

Configuration			RAM section status	
System on/off	RAM[n].POWER.POWER	RAM[n].POWER.RETENTION	Accessible	Retained
Off	х	Off	No	No
Off	х	On	No	Yes
On	Off	Off	No	No
On	Off	On	No	Yes
On	On	х	Yes	Yes

Table 182: RAM section configuration

The advantage of not retaining RAM contents is that the overall current consumption is reduced. See chapter Memory on page 18 for more information on RAM sections.

7.40.2 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50081000 0x40081000 APPLICATIO	N VMC	VMC : S VMC : NS	US	NA	Volatile memory controller	
0x41081000 NETWORK	VMC	VMC	NS	NA	Volatile memory controller	4 RAM slaves implemented
						4 RAM slaves implemented

Table 183: Instances

Register	Offset	Security	Description
RAM[n].POWER	0x600		RAM[n] power control register
RAM[n].POWERSET	0x604		RAM[n] power control set register
RAM[n].POWERCLR	0x608		RAM[n] power control clear register

Table 184: Register overview

7.40.2.1 RAM[n].POWER (n=0..7)

Address offset: 0x600 + (n × 0x10)

RAM[n] power control register

³² RAM section power off gives negligible reduction in current consumption when retention is on.



Bit n	umber			31	30	29	28 2	27 2	6 2!	5 2	4 2	3 2	2 2	1 20) 19	18	17	16	15	14	13 1	121	11	09	8	3 7	6	5	4	3	2	1	0
ID				f	e	d	с	b a	a Z	- '	γX	()	٧V	/ U	Т	S	R	Q	Ρ	0	NI	M	_ k	(J	I	Н	G	F	Ε	D	С	В	A
Rese	et 0x000	OFFFF		0	0	0	0	0 0	0 0) (0 0) () (0 0	0	0	0	0	1	1	1	1 :	11	L 1	1	. 1	1	1	1	1	1	1	1
A-P	RW	S[i]POWER (i=015)									K	eep	o R/	AM	sec	tior	n Si	of	RAI	M[n] 0	n or	off	in	Sys	ten	0 O	N					
											m	nod	le																				
											A	ll R	AN	1 se	ctio	ns	will	be	sw	itcł	ned	off	in S	Syst	em	0F	Fm	od	e				
			Off	0							0	ff																					
			On	1							0	n																					
Q-f	RW	S[i]RETENTION (i=015)									K	eep	o re	eten	tior	or	RA	M	sec	tio	n Si	of	RAN	∕I[n] w	her	RA	M					
											se	ecti	ion	is s	wite	che	d o	ff															
			Off	0							0	ff																					
			On	1							0	n																					

7.40.2.2 RAM[n].POWERSET (n=0..7)

Address offset: 0x604 + (n × 0x10)

RAM[n] power control set register

When read, this register will return the value of the RAM[n].POWER register.

Bit n	umber			31	30	29 2	8 27	7 26	25	24	23	22 2	1 2	0 1	9 18	3 17	16	15	14	13 :	121	1 10	9	8	7	6	5	4	32	1 0
ID				f	e	d	c b	а	Ζ	Y	Х	w١	νι	JT	S	R	Q	Ρ	0	N	M	_ K	J	T	н	G	F	ΕI) C	ΒA
Rese	t 0x000	OFFFF		0	0	0 (0 0	0	0	0	0	0 0	0 0	0 0	0	0	0	1	1	1	1 :	l 1	1	1	1	1	1	1 :	L 1	1 1
ID											Des																			
A-P	RW	S[i]POWER (i=015)									Kee	ep R	AM	1 se	ctio	n S	i of	RA	M[r	n] o	n or	off	in S	yste	em	ON				
											mo	de																		
			On	1							On																			
Q-f	RW	S[i]RETENTION (i=015)									Kee	ep re	eter	ntio	n oi	n R	AM	see	ctio	n Si	of	RAIV	[n]	wh	en	RAI	М			
											sec	tion	is :	swi	tche	ed o	off													
			On	1							On																			

7.40.2.3 RAM[n].POWERCLR (n=0..7)

Address offset: 0x608 + (n × 0x10)

RAM[n] power control clear register

When read, this register will return the value of the RAM[n].POWER register.

Bit n	umber			31	30 :	29 2	28 27	26	25	24	23	222	21 2	0 19	9 18	17	16	15	14 :	13 1	2 1 1	. 10	9	8	7	6	5 4	43	2	1	0
ID				f	e	d	c b	а	Ζ	Y	Х	W	νι	JТ	S	R	Q	Ρ	0	NN	1 L	Κ	J	T	н	G	FΙ	E C) C	В	А
Rese	t 0x000	OFFFF		0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	1	1	1 1	. 1	1	1	1	1	1	1 :	1 1	. 1	1	1
ID											Des																				
A-P	RW	S[i]POWER (i=015)									Kee	ep R	RAM	sec	tior	n Si	of	RAN	V[n] on	or	off i	in S	yste	em	ON					
											mo	de																			
			Off	1							Off																				
Q-f	RW	S[i]RETENTION (i=015)									Kee	ep r	eter	ntio	n or	n RA	٩M	sec	tio	n Si	of R	AM	[n]	wh	en	RAI	М				
											sec	tior	n is s	swit	che	d o	ff														
			Off	1							Off																				



7.41 WDT — Watchdog timer

The countdown watchdog timer (WDT) uses the low-frequency clock source (LFCLK) and offers configurable and robust protection against application lock-up.

WDT must be configured before it is started. After configuration, WDT is started by triggering the START task.

When WDT is running, its configuration registers (CRV, RREN, and CONFIG) are blocked for further configuration.

WDT can be paused while the CPU is sleeping, or when the debugger has halted the CPU. WDT is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. When WDT is started by the START task, the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The timeout period for the watchdog is given by the following equation:

```
timeout [s] = (CRV + 1) / 32768
```

When started, WDT will make the 32.768 kHz RC oscillator start if no other 32.768 kHz clock source is running and generating the 32.768 kHz system clock, see chapter CLOCK — Clock control on page 69.

7.41.1 Reload criteria

WDT has eight separate reload request registers. These registers are used to request WDT to reload its counter with the value specified in the CRV register. To reload the watchdog counter, write $0 \times 6 \times 524635$ to all enabled reload registers.

One or more RR registers can be individually enabled through the RREN register.

7.41.2 Temporarily pausing the watchdog

By default, the watchdog will be active counting down the down-counter while the CPU is sleeping. It is possible to configure the watchdog to automatically pause when the CPU is sleeping or when it is stopped by the debugger.

Entering System OFF mode will stop and disable the watchdog.

7.41.3 Watchdog reset

A TIMEOUT event automatically leads to a watchdog reset.

If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset is postponed by two 32.768 kHz clock cycles after the TIMEOUT event is generated. Once the TIMEOUT event is generated, and unless the watchdog is stopped, the impending watchdog reset will occur.

The watchdog can be reset from several reset sources, see Application core reset behavior on page 64. After a reset, the watchdog configuration registers are available for configuration.

See RESET — Reset control on page 61 for more information about reset sources.

7.41.4 Stopping the watchdog

By default, the watchdog cannot be stopped. It is possible to configure the watchdog to allow the STOP task.



To stop the watchdog, perform the following steps.

- 1. Set the CONFIG register's STOPEN field to Enable during watchdog configuration.
- 2. Write the special value 0x6E524635 to the TSEN register.
- **3.** Invoke the STOP task.

When these conditions are met, the watchdog is stopped and a STOPPED event is issued.

When the watchdog is stopped, its configuration registers CRV, RREN, and CONFIG are no longer blocked.

Note: It is recommended to write zeros to TSEN on page 744 after the watchdog has stopped, to avoid runaway code triggering the STOP task.

7.41.5 Registers

Base address Domain P	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50018000 APPLICATION V	NDT	WDT0 : S	US	NA	Watchdog timer 0	
0x40018000		WDT0 : NS			-	
0x50019000 APPLICATION V	NDT	WDT1:S	US	NA	Watchdog timer 1	
0x40019000		WDT1 : NS				
0x4100B000 NETWORK V	NDT	WDT	NS	NA	Watchdog timer	

Table 185: Instances

Register	Offset	Security	Description
TASKS_START	0x000		Start WDT
TASKS_STOP	0x004		Stop WDT
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP
EVENTS_TIMEOUT	0x100		Watchdog timeout
EVENTS_STOPPED	0x104		Watchdog stopped
PUBLISH_TIMEOUT	0x180		Publish configuration for event TIMEOUT
PUBLISH_STOPPED	0x184		Publish configuration for event STOPPED
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
NMIENSET	0x324		Enable interrupt
NMIENCLR	0x328		Disable interrupt
RUNSTATUS	0x400		Run status
REQSTATUS	0x404		Request status
CRV	0x504		Counter reload value
RREN	0x508		Enable register for reload request registers
CONFIG	0x50C		Configuration register
TSEN	0x520		Task stop enable
RR[n]	0x600		Reload request n

Table 186: Register overview

7.41.5.1 TASKS_START

Address offset: 0x000

Start WDT



Bit n	umber			31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W TASKS_START				Start WDT
			Trigger	1	Trigger task

7.41.5.2 TASKS_STOP

Address offset: 0x004

Stop WDT

Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	W	TASKS_STOP			Stop WDT
			Trigger	1	Trigger task

7.41.5.3 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[2550]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.41.5.4 SUBSCRIBE_STOP

Address offset: 0x084

Subscribe configuration for task STOP

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[2550]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

7.41.5.5 EVENTS_TIMEOUT

Address offset: 0x100

Watchdog timeout



Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_TIMEOUT			Watchdog timeout
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.41.5.6 EVENTS_STOPPED

Address offset: 0x104

Watchdog stopped

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_STOPPED			Watchdog stopped
			NotGenerated	0	Event not generated
			Generated	1	Event generated

7.41.5.7 PUBLISH_TIMEOUT

Address offset: 0x180

Publish configuration for event TIMEOUT

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event TIMEOUT will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.41.5.8 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event STOPPED

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[2550]	DPPI channel that event STOPPED will publish to.
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

7.41.5.9 INTENSET

Address offset: 0x304



Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	TIMEOUT			Write '1' to enable interrupt for event TIMEOUT
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.41.5.10 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	TIMEOUT			Write '1' to disable interrupt for event TIMEOUT
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.41.5.11 NMIENSET

Address offset: 0x324

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	TIMEOUT			Write '1' to enable interrupt for event TIMEOUT
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled



7.41.5.12 NMIENCLR

Address offset: 0x328

Disable interrupt

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	TIMEOUT			Write '1' to disable interrupt for event TIMEOUT
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

7.41.5.13 RUNSTATUS

Address offset: 0x400

Run status

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	RUNSTATUSWDT			Indicates whether or not WDT is running
			NotRunning	0	Watchdog is not running
			Running	1	Watchdog is running

7.41.5.14 REQSTATUS

Address offset: 0x404

Request status

Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Н G F E D C B A
Reset 0x000	00001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W				Description
A-H R	RR[i] (i=07)			Request status for RR[i] register
		DisabledOrRequested	0	RR[i] register is not enabled, or are already requesting
				reload
		EnabledAndUnrequeste	d1	RR[i] register is enabled, and are not yet requesting reload

7.41.5.15 CRV

Address offset: 0x504

Counter reload value



Rese ID	e t OxFFF R/W	FFFFF Field	Value ID	1 1 1 1 1 1 1 Value	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
A	RW	CRV		[0xF0xFFFFFFFFF]	Counter reload value in number of cycles of the 32.768 kHz

7.41.5.16 RREN

Address offset: 0x508

Enable register for reload request registers

Bit number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				h g f e d c b a
Reset 0x000000	01		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Fie				Description
A-H RW RR	R[i] (i=07)			Enable or disable RR[i] register
		Disabled	0	Disable RR[i] register
		Enabled	1	Enable RR[i] register

7.41.5.17 CONFIG

Address offset: 0x50C

Configuration register

Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F C A
Res	et 0x000	000001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	SLEEP			Configure WDT to either be paused, or kept running, while
					the CPU is sleeping
			Pause	0	Pause WDT while the CPU is sleeping
			Run	1	Keep WDT running while the CPU is sleeping
С	RW	HALT			Configure WDT to either be paused, or kept running, while
					the CPU is halted by the debugger
			Pause	0	Pause WDT while the CPU is halted by the debugger
			Run	1	Keep WDT running while the CPU is halted by the
					debugger
F	RW	STOPEN			Allow stopping WDT
			Disable	0	Do not allow stopping WDT
			Enable	1	Allow stopping WDT

7.41.5.18 TSEN

Address offset: 0x520

Task stop enable



Bit n	umber			31 30) 29 2	28 2	7 26	5 25	24	23 2	22.2	1 20) 19	18	17 1	.6 1	5 14	13	12	11 1) 9	8	7	6	5	4	32	2 1	0
ID				A A	А	A A	AA	А	А	А	AA	A A	А	А	A	A A	A	А	А	ΑA	A	A	А	А	А	А	A A	AA	А
Rese	et 0x00	000000		0 0	0	0 0) 0	0	0	0	0 (0 0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0 0) 0	0
ID																													
А	w	TSEN								Allo	w s	top	oing	g WE	т														
			Enable	0x6E	5216	325				Valı	ie t	o all	<u></u>	stor	nnir	1σ \A	/пт												

7.41.5.19 RR[n] (n=0..7)

Address offset: 0x600 + (n × 0x4)

Reload request n

			Reload	0x6E	5246	535			Va	alue	to r	equ	est a	rel	bad	of tl	ne w	atch	idog	tim	ner						
Α	W	RR							Re	eloa	d re	que	st re	gist	er												
ID																											
Rese	t 0x000	00000		0 0	0	0 0	0	0 0) 0	0	0	0 0	0	0	0 0	0	0	0 0	0	0	0 0	0	0	0	0 0	0	0
ID				A A	Α	A A	А	A A	A	A	А	A A	А	А	A A	А	А	A A	А	А	A A	A	А	А	A A	A	А
Bit n	umber			31 30	29	28 27	26	25 2	4 23	3 2 2	212	20 19	918	17 1	.6 15	5 14	13 1	12 11	L 10	9	87	6	5	4	3 2	1	0

7.41.6 Electrical specification

7.41.6.1 Watchdog Timer Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{wdt}	Time out interval				



8 Debug and trace

The debug and trace system offers a flexible and powerful mechanism for non-intrusive debugging.




Figure 245: Debug and trace overview

The main features of the debug and trace system are:

- Access port connection to application core Arm Cortex-M33
 - Eight breakpoints
 - Four watchpoint comparators
 - Instrumentation trace macrocell (ITM)
 - Embedded trace macrocell (ETM)
 - Access protection through APPROTECT, ERASEPROTECT and SECUREAPPROTECT
 - Access port connection to network core Arm Cortex-M33
 - Eight breakpoints
 - Four watchpoints
 - Access protection through APPROTECT and ERASEPROTECT
- Serial wire debug (SWD) interface protocol version 2 with multidrop support
- Trace port interface unit (TPIU)



٠

- 4-bit parallel trace of ITM and ETM trace data
- Serial wire output (SWO) trace of ITM data

8.1 DAP — Debug access port

An external debugger can access the device using the DAP.

The DAP is a standard Arm CoreSight[™] serial wire debug port (SW-DP) that implements the serial wire debug (SWD) protocol – a two-pin serial interface using SWDCLK and SWDIO pins (see Debug and trace overview on page 746).

Note:

- The SWDIO line has an internal pull-up resistor.
- The SWDCLK line has an internal pull-down resistor.

There are several access ports that connect to different parts of the system. See the following table for more information.

AP ID	Туре	Description
0	AHB-AP	Application subsystem access port
1	AHB-AP	Network subsystem access port
2	CTRL-AP	Application subsystem control access port
3	CTRL-AP	Network subsystem control access port

Table 187: Access port overview

The AHB-AP and APB-AP access ports are standard Arm components documented in the Arm CoreSight SoC-400 Technical Reference Manual, Revision r3p2. The CTRL-AP access port is proprietary (see CTRL-AP - Control access port on page 757).

8.1.1 Registers

Register	Offset	Security	Description
TARGETID	0x042		The TARGETID register provides information about the target when the host is connected to a single device.
			The TARGETID register is accessed by a read of DP register 0x4 when the DPBANKSEL bit in the SELECT register is set to 0x2.
DLPIDR	0x043		The DLPIDR register provides information about the serial wire debug protocol version.
			Accessed by a read of DP register 0x4 when the DPBANKSEL bit in the SELECT register is set to 0x3.

Table 188: Register overview

8.1.1.1 TARGETID

Address offset: 0x042

The TARGETID register provides information about the target when the host is connected to a single device.



The TARGETID register is accessed by a read of DP register 0x4 when the DPBANKSEL bit in the SELECT register is set to 0x2.

Bit n	umber			313	30 2	9 28	3 27	26	25	24	232	22 2	212	01	9 18	31	7 16	5 1 5	5 14	13	12	11 1	10 9	э ;	8 7	7 (<u>5</u>	54	13	2	1	0
ID				С	C (сс	В	В	В	В	В	ΒI	ΒE	3 E	3 B	E	3 B					A	A	4 /	4 <i>/</i>	4 /	Α,	A A	A A	A	A	
Rese	et 0x300	70289		0	0 :	1 1	0	0	0	0	0	0 (0 0) () 1	. 1	1	0	0	0	0	0	0	1 (D :	1 ()	0 0) 1	. 0	0	1
ID																																
A	R	TDESIGNER									An	11-	bit (cod	le JE	D	EC J	EP1	.06	cor	itinu	lati	on	cod	le a	nd						
										i	ide	ntit	у сс	ode	. Th	e I	D ic	lent	tifie	es th	ne d	esi	gne	r of	^f th	e p	art					
			NordicSemi	0x1	44					I	Noi	rdic	Ser	nic	ond	luc	tor	ASA	۹.													
В	R	TPARTNO								I	Par	t nu	umb	oer.																		
			nRF53	7						I	nRF	53	Ser	ies.																		
С	R	TREVISION									Tar	get	revi	isio	n.																	

8.1.1.2 DLPIDR

Address offset: 0x043

The DLPIDR register provides information about the serial wire debug protocol version.

Accessed by a read of DP register 0x4 when the DPBANKSEL bit in the SELECT register is set to 0x3.

Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ввв	АААА
Rese	et 0x000	00001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	R	PROTVSN			Protocol version.
			SWDPv2	1	SW protocol version 2.
В	R	TINSTANCE			Target instance.
					This value is set by the UICR.TINSTANCE register.

8.1.2 Electrical specification

8.1.2.1 SW-DP

Symbol	Description	Min.	Тур.	Max.	Units
R _{pull}	Internal SWDIO and SWDCLK pull up/down resistance		13		kΩ
f _{SWDCLK}	SWDCLK frequency	0.125		8	MHz

8.1.2.2 Trace port

Symbol	Description	Min	т	Гур.	Max.	Units
T _{cyc}	Clock period, as defined by Arm in Embedded Trace	15.6	25		250	ns
	Macrocell Architecture Specification (see Timing					
	specifications in Trace Port Physical Interface section)					

8.2 Access port protection

The control access ports are always accessible from the debugger, while access to the system resources through each core's individual access ports (AHB-AP) can be protected in different ways.



The following tables give an overview of the access port protection methods.

Registers	Description
UICR.APPROTECT and CTRL- AP.APPROTECT.DISABLE	These registers control the generation of the application core AHB- AP DBGEN signal, which controls all non-secure access through the application core AHB-AP. This can be used to provide readback protection of the flash contents. See also Application core access port protection for non-secure debug access on page 750. For more information about the DBGEN signal, see the <i>Arm CoreSight SoC-400</i> <i>Technical Reference Manual, Revision r3p2</i> .
UICR.SECUREAPPROTECT and CTRL- AP.SECUREAPPROTECT.DISABLE	These registers control the generation of the application core AHB-AP SPIDEN signal, which blocks all secure access through the application core AHB-AP. This means that only the non-secure code can be debugged and accessed.
	To enable access to the secure access port, APPROTECT must be unprotected. See also Application core access port protection for secure debug access on page 750.
	For more information about the SPIDEN signal, see the Arm CoreSight SoC-400 Technical Reference Manual, Revision r3p2.
UICR.ERASEPROTECT and CTRL- AP.ERASEPROTECT.DISABLE	Disables the application core CTRL-AP.ERASEALL and NVMC ERASEALL functionality. This can be used together with APPROTECT to provide read-back and re-purposing protection.

Table 189: Application core access port protection overview

Registers	Description
UICR.APPROTECT and CTRL- AP.APPROTECT.DISABLE	These registers control the generation of the network core AHB-AP DBGEN signal, which blocks all access through the network core AHB- AP. See also Network core access port protection for debug access on page 750.
	For the network core that does not feature TrustZone, only DBGEN can be controlled and SPIDEN is not used.
UICR.ERASEPROTECT	Disables the network core CTRL-AP.ERASEALL and NVMC ERASEALL functionality. This can be used together with APPROTECT to provide read-back and re-purposing protection.

Table 190: Network core access port protection overview

For both cores, UICR and CTRL-AP are combined to enable or disable the access port protection. The access port is normally protected, and is opened when the following conditions are met:

- 1. UICR.APPROTECT must be Unprotected.
- 2. CTRL-AP.APPROTECT.DISABLE on both CPU and debugger side must match. However, after reset the debugger side register value is known and CPU can open the port by writing Unprotected to the register.

The following tables lists the available APPROTECT combinations.



Application core UICR.APPROTECT	CPU and debugger side CTRL- AP.APPROTECT.DISABLE registers are equal	DBGEN	Debug access to application core AHB-AP
Protected	No	0	Not permitted
Protected	Yes	0	Not permitted
Unprotected	No	0	Not permitted
Unprotected	Yes	1	Permitted

Table 191: Application core access port protection for non-secure debug access

Application core UICR.SECUREAPPROTECT	CPU and debugger side CTRL-AP.SECUREAP- PROTECT.DISABLE registers are equal	SPIDEN	Secure debug access to application core AHB-AP
Protected	No	0	Not permitted
Protected	Yes	0	Not permitted
Unprotected	No	0	Not permitted
Unprotected	Yes	1	Permitted

Table 192: Application core access port protection for secure debug access

Network core UICR.AP- PROTECT	CPU and debugger side CTRL- AP.APPROTECT registers are equal	DBGEN	Debug access to AHB-AP
Protected	No	0	Not permitted
Protected	Yes	0	Not permitted
Unprotected	No	0	Not permitted
Unprotected	Yes	1	Permitted

Table 193: Network core access port protection for debug access

The access port is also open after the completion of the CTRL-AP.ERASEALL operation. After completing the erase operation, CTRL-AP will temporarily unprotect AHB-AP. AHB-AP will be protected when one of the following conditions are met:

- Power-on reset
- Brown-out reset
- Watchdog timer reset
- Pin reset

The following figure is an example on how nRF5340 with access port protection enabled can be erased, programmed, and configured to allow debugging. Operations sent from debugger as well as registers written by firmware will affect the access port state. The operation named Reset* is one of the conditions listed above.






Figure 246: Access port unlocking

The debugger can read the access port protection status in the core's AHB-AP, using the Arm AHB-AP Control/Status Word register (CSW), defined in the *Arm CoreSight SoC-400 Technical Reference Manual, Revision r3p2*. The DbgStatus field indicates that the AHB-AP can perform AHB transfers, while the SPIStatus field indicates if secure AHB transfers are permitted. For a list of all debug access ports, see DAP — Debug access port on page 747.

For more details on CTRLAP.ERASEALL, CTRLAP.SECUREAPPROTECT, and CTRLAP.APPROTECT, see CTRL-AP - Control access port on page 757.

Note: Using SPU — System protection unit on page 585, the application core can be configured to grant the network core access to its resources. This grant also applies to the network core AHB-AP.

8.3 Debug Interface mode

Before the external debugger can use any of the access ports, the debugger must first request the device to power up via CxxxPWRUPREQ in the SWJ-DP.

As long as the debugger is requesting power via CxxxPWRUPREQ, the device will be in Debug interface mode. Otherwise, the device is in Normal mode. When a debug session is over, the external debugger must return the device back to Normal mode and perform a pin reset. This is due to the overall power consumption being higher in Debug interface mode compared to Normal mode.

Some peripherals behave differently in Debug interface mode compared to Normal mode. These differences are described in more detail in the chapters of the affected peripherals.

For details on how to use the debug capabilities, read the debug documentation of your IDE.

If the device is in System OFF when power is requested via CxxxPWRUPREQ, the device will wake up and the DIF flag in **RESETREAS** on page 66 will be set.

8.4 Real-time debug

The device supports real-time debugging, which allows interrupts to execute to completion in real time when breakpoints are set in Thread mode or lower priority interrupts.

Real-time debugging enables breakpoint setting and single-stepping through code without causing the failure of real-time event-driven threads running at higher priority. For example, this enables the device to



continue to service the high-priority interrupts of an external controller or sensor without failure or loss of state synchronization while stepping through code in a low-priority thread.

8.5 ROM tables

Each ROM Table on the SoC contains a listing of the components that are connected to the debug port or AHB-AP. These listings allow an external debugger or on-chip software to discover the CoreSight devices on the SoC.




Figure 247: Application core ROM table overview


Address	Component	Value
0xE00FEFFC	CIDR3	0x00000B1
0xE00FEFF8	CIDR2	0x0000005
0xE00FEFF4	CIDR1	0x0000010
0xE00FEFF0	CIDRO	0x000000D
0xE00FEFDC	PIDR7	0x0000000
0xE00FEFD8	PIDR6	0x0000000
0xE00FEFD4	PIDR5	0x0000000
0xE00FEFD0	PIDR4	0x0000002
0xE00FEFEC	PIDR3	0x0000000
0xE00FEFE8	PIDR2	0x000001C
0xE00FEFE4	PIDR1	0x0000040
0xE00FEFE0	PIDRO	0x0000007
0xE00FEFCC	MEMTYPE	0x0000001
0xE00FE004	TPIU	0xFFF42003
0xE00FE000	ROM table	0x00001003

Table 194: Application core ROM table entries



Address	Component	Value
0xE00FF01C	MTB (not implemented)	0xFFF44002
0xE00FF018	СТІ	0xFFF43003
0xE00FF014	ETM	0xFFF42003
0xE00FF00C	ITM	0xFFF01003
0xE00FF008	BPU	0xFFF03003
0xE00FF004	DWT	0xFFF02003
0xE00FF000	SCS	0xFFF0F003







Address	Component	Value
0xE00FEFFC	CIDR3	0x00000B1
0xE00FEFF8	CIDR2	0x0000005
0xE00FEFF4	CIDR1	0x0000010
0xE00FEFF0	CIDRO	0x000000D
0xE00FEFDC	PIDR7	0x0000000
0xE00FEFD8	PIDR6	0x0000000
0xE00FEFD4	PIDR5	0x0000000
0xE00FEFD0	PIDR4	0x0000002
0xE00FEFEC	PIDR3	0x0000000
0xE00FEFE8	PIDR2	0x000001C
0xE00FEFE4	PIDR1	0x0000040
0xE00FEFE0	PIDRO	0x0000007
0xE00FEFCC	MEMTYPE	0x0000001
0xE00FE000	ROM table	0x00001003

Table 196: Network core ROM table entries



Address	Component	Value
0xE00FF01C	MTB (not implemented)	0xFFF44002
0xE00FF018	СТІ	0xFFF43003
0xE00FF014	ETM (not implemented)	0xFFF42002
0xE00FF00C	ITM (not implemented)	0xFFF01002
0xE00FF008	BPU	0xFFF03003
0xE00FF004	DWT	0xFFF02003
0xE00FF000	SCS	0xFFF0F003

Table 197: Network Arm Cortex-M33 ROM table entries

8.6 Cross-trigger network

The debug system has a cross-trigger network used to simultaneously start and halt the cores in the system.

The following diagram shows an overview of the cross-trigger connections.




Figure 249: Cross-trigger network block diagram

Both the application and network cores have a cross-trigger interface (CTI) peripheral that can trigger events or be triggered by signals in the processor or debug blocks. The CTI can be configured to route trigger in-signals to trigger out-signals within the CTI or the cross-trigger matrix. The cross-trigger matrix has four channels in total that can be used to communicate trigger signals between cores.

You can stop the network core when the application core is stopped (due to a breakpoint or a stopped debug session), by doing the following:

- 1. Configure the application core CTI to generate an event on channel 0 for CTITRIGIN[0] (processor halted) using CTIINEN[0].
- Configure the network core CTI to trigger CTITRIGOUT[0] (processor debug request) on channel 0 using CTIOUTEN[0].

Configuring the cross-trigger interface

In this example, the following CTI channels are used:

• Channel 0 is used to relay debug requests from the application to the network domain.



- Channel 1 is used to relay debug requests from the network to the application domain.
- Channel 2 is used by the debugger to send a common trigger for restarting both domains after a breakpoint.

For the application core, add the following code:

```
#define CTI_TRIGIN_CPUHALTED 0
#define CTI_TRIGOUT_DEBUGREQ 0
#define CTI_TRIGOUT_CPURESTART 1
...
// Enable global CTI routing
NRF_CTI_S->CTICONTROL = CTI_CTICONTROL_GLBEN_Enabled;
// Connect the CPU halted trigger of this domain to debug request of the other domain
NRF_CTI_S->CTIINEN[CTI_TRIGIN_CPUHALTED] = CTI_CTIINEN_TRIGINEN_0_Msk;
NRF_CTI_S->CTIOUTEN[CTI_TRIGOUT_DEBUGREQ] = CTI_CTIOUTEN_TRIGOUTEN_1_Msk;
NRF_CTI_S->CTIOUTEN[CTI_TRIGOUT_CPURESTART] = CTI_CTIOUTEN_TRIGOUTEN_2_Msk;
```

For the network core, add the following code:

```
#define CTI_TRIGIN_CPUHALTED 0
#define CTI_TRIGOUT_DEBUGREQ 0
#define CTI_TRIGOUT_CPURESTART 1
...
// Enable global CTI routing
NRF_CTI_NS->CTICONTROL = CTI_CTICONTROL_GLBEN_Enabled;
// Connect the CPU halted trigger of this domain to debug request of the other domain
NRF_CTI_NS->CTIINEN[CTI_TRIGIN_CPUHALTED] = CTI_CTIINEN_TRIGINEN_1_Msk;
NRF_CTI_NS->CTIOUTEN[CTI_TRIGOUT_DEBUGREQ] = CTI_CTIOUTEN_TRIGOUTEN_0_Msk;
NRF_CTI_NS->CTIOUTEN[CTI_TRIGOUT_CPURESTART] = CTI_CTIOUTEN_TRIGOUTEN_2_Msk;
```

See the following tables for more information about trigger connections to and from the CTI.

Signal	Description
CTITRIGIN[0]	Processor halted
CTITRIGIN[1]	DWT comparator output 0
CTITRIGIN[2]	DWT comparator output 1
CTITRIGIN[3]	DWT comparator output 2
CTITRIGIN[4]	ETM event output 0
CTITRIGIN[5]	ETM event output 1

Table 198: Application core triggers to CTI

Signal	Description
CTITRIGOUT[0]	Processor debug request
CTITRIGOUT[1]	Processor restart
CTITRIGOUT[2]	N/A
CTITRIGOUT[3]	N/A
CTITRIGOUT[4]	ETM event input 0
CTITRIGOUT[5]	ETM event input 1
CTITRIGOUT[6]	ETM event input 2
CTITRIGOUT[7]	ETM event input 3

Table 199: Application core triggers from CTI

Signal	Description
CTITRIGIN[0]	Processor halted
CTITRIGIN[1]	DWT comparator output 0
CTITRIGIN[2]	DWT comparator output 1
CTITRIGIN[3]	DWT comparator output 2

Table 200: Network core triggers to CTI

Signal	Description
CTITRIGOUT[0]	Processor debug request
CTITRIGOUT[1]	Processor restart

Table 201: Network core triggers from CTI

8.7 Multidrop serial wire debug

Multidrop serial wire debug allows simultaneous access to an unlimited number of devices through a single connection. This is useful for connectivity-constrained products that contain multiple chips with multidrop support.

In order to select a target in a multidrop capable product, the debugger must write the correct TINSTANCE, TPARTNO, and TDESIGNER fields into the SW-DP TARGETSEL register. The values for these fields are located in and fetched from two registers, TARGETID on page 747 and DLPIDR on page 748.

For more information about multidrop SWD, see *Arm Debug Interface Architecture Specification*, ADIv5.0 to ADIv5.2.

8.8 Trace

The device supports ETM and ITM trace.

Trace data from the ETM and the ITM is sent to an external debugger via a 4-bit wide parallel trace port (TPIU), see Debug and trace overview on page 746 (TRACEDATA[0] through TRACEDATA[3], and TRACECLK).

In addition to parallel trace, the TPIU supports serial trace via the serial wire output (SWO) trace protocol. Parallel and serial trace cannot be used at the same time. ETM trace is supported in Parallel trace mode only, while both parallel and Serial trace modes support the ITM trace. For details on how to use the trace capabilities, see the debug documentation of your IDE.

TPIU's dedicated trace pins are multiplexed with GPIOs. SWO and TRACEDATA[0] use the same GPIO. Trace is limited to dedicated pins. See Pin assignments on page 783 for more information.

Trace speed is configured in the register TRACEPORTSPEED (Retained) on page 782. The speed of the trace pins depends on the drive setting of the GPIOs that the trace pins are multiplexed with. The drive setting is configured using the DRIVE field of the GPIO register PIN_CNF[n] (n=0..31) (Retained) on page 229.

Only drive settings SOS1, HOH1, and EOE1 should be used for debugging. SOS1 is the default drive at reset. If parallel or serial trace port signals are not fast enough in the debugging conditions, all GPIOs in use for tracing should be set to high drive (HOH1), or extra high drive (EOE1) for the fastest trace port speeds. Ensure that the drive setting of the GPIOs are not overwritten by software during the debugging session.

In addition to DRIVE, the GPIO pin must be assigned to trace and debug (TND), using the MCUSEL field of the the PIN_CNF register. When pins are assigned to TND, these GPIOs are output-only, and other functionality of the pins is disabled.



8.9 Enabling the trace port

A specific sequence of operations must be performed to enable the trace port.

1. Enable the debug master.

NRF TAD S->ENABLE = TAD ENABLE ENABLE Msk;

2. Request clock startup.

NRF TAD S->CLOCKSTART = TAD CLOCKSTART START Msk;

3. Configure the trace port to use pins P0.08 through P0.12.

```
NRF_TAD_S->PSEL.TRACECLK = TAD_PSEL_TRACECLK_PIN_Traceclk;
NRF_TAD_S->PSEL.TRACEDATA0 = TAD_PSEL_TRACEDATA0_PIN_Tracedata0;
NRF_TAD_S->PSEL.TRACEDATA1 = TAD_PSEL_TRACEDATA1_PIN_Tracedata1;
NRF_TAD_S->PSEL.TRACEDATA2 = TAD_PSEL_TRACEDATA2_PIN_Tracedata2;
NRF_TAD_S->PSEL.TRACEDATA3 = TAD_PSEL_TRACEDATA3_PIN_Tracedata3;
```

4. Configure the GPIO pins so that the trace and debug system can control them. Set high drive strength to ensure sufficiently fast operation. Do this for all trace pins that should be used.

5. Set trace port speed to 64 MHz.

NRF_TAD_S->TRACEPORTSPEED = TAD_TRACEPORTSPEED_TRACEPORTSPEED_64MHz;

Note: Although possible, it is not recommended to run the trace port at less than half the CPU frequency, as it risks dropping some trace packets.

6. Configure Arm CoreSight components (see Arm CoreSight documentation for more information).

8.10 CTRL-AP - Control access port

The control access port (CTRL-AP) is a custom access port that enables control of the device when other debug access ports (DAP) have been disabled by the access port protection.

For an overview of the other debug access ports, see DAP — Debug access port on page 747.






Figure 250: Control access port details

Access port protection (APPROTECT) blocks the debugger access to the AHB-AP, and prevents read and write access to all CPU registers and memory-mapped addresses. To enable port protection access for both secure and non-secure modes, use the registers UICR.SECUREAPPROTECT and UICR.APPROTECT, as well as CTRLAP.APPROTECT.DISABLE and CTRLAP.SECUREAPPROTECT.DISABLE. The debugger can use the register to read the status of secure and non-secure access port protection.

Erase protection (ERASEPROTECT) protects the flash and UICR parts of the non-volatile memory from being erased. Erase protection can be temporarily disabled from the control access port.

CTRL-AP has the following features:

- Soft reset
- Erase all
- Mailbox interface
- Debug of protected devices

8.10.1 Reset request

The debugger can request the device to perform a soft reset.

Use the register RESET on page 761 to request a soft reset. Once the soft reset is performed, the reset reason is accessible on the on-chip firmware through the RESETREAS register. For more information about the soft reset, see RESET — Reset control on page 61.



8.10.2 Erase all

The erase all function lets the debugger trigger an erase of flash, user information configuration registers (UICR), RAM, all peripheral settings, and also temporarily removes the access port protection.

To trigger an erase all function, the debugger writes to the register ERASEALL on page 762. The register ERASEALLSTATUS on page 762 will read as busy for the duration of the operation. The ERASEALL mechanism completes its tasks by writing UICR.APPROTECT to the Unprotected value, in addition to writing the CPU side CTRLAP.SECUREAPPROTECT.DISABLE and CTRLAP.APPROTECT.DISABLE registers to the value 0x50FA50FA. After the next soft reset, the access port protection is temporarily removed. This temporary unprotection is removed by the next pin reset, power-on reset, brown-out reset, or watchdog timer reset. For more information about access port protection, see Access port protection on page 748.

If the debugger performs an erase all function on a slave MCU, the erase sequence will always erase the application MCU first, independently of how the application is protected, before erasing the slave MCU.

Erase all protection

It is possible to prevent the debugger from performing an erase all operation by writing to the UICR.ERASEPROTECT register. Once the register is configured and the device is reset, the CTRL-AP ERASEALL operation is disabled, and all flash write and erase operations are restricted to the firmware. In addition, it is still possible to write/erase from the debugger as long as the UICR.APPROTECT register is not set.

Note: Setting the UICR.ERASEPROTECT register only affects the erase all operation and not the debugger access.

The register ERASEPROTECT.STATUS on page 763 holds the status for erase protection.

8.10.3 Mailbox interface

CTRL-AP implements a mailbox interface which enables the CPU to communicate with a debugger over the SWD interface.

The mailbox interface consists of a transmit register MAILBOX.TXDATA on page 764 with its corresponding status register MAILBOX.TXSTATUS on page 764, and a receive register MAILBOX.RXDATA on page 764 with its corresponding status register MAILBOX.RXSTATUS on page 764. Status bits in the TXSTATUS/RXSTATUS registers are set and cleared automatically when the TXDATA/RXDATA registers are written to and read from, independently of the direction.




Figure 251: Mailbox register interface



Mailbox transfer sequence

- **1.** Sender writes TXDATA.
- 2. Hardware sets sender's TXSTATUS to DataPending.
- **3.** Hardware sets receiver's RXSTATUS to DataPending.
- 4. Receiver reads RXDATA.
- 5. Hardware sets receiver's RXSTATUS to NoDataPending.
- 6. Hardware sets sender's TXSTATUS to NoDataPending.

8.10.4 Disabling erase protection

The erase protection mechanism can be disabled to return a device to factory default settings on next reset.

The debugger can read the erase protection status in the register ERASEPROTECT.STATUS on page 763.

If ERASEPROTECT has been enabled, both the debugger and on-chip firmware must write the same non-zero 32-bit KEY value into their respective ERASEPROTECT.DISABLE registers to disable the erase protection. When both registers have been written with the same non-zero 32-bit KEY value, the device is automatically erased as described in Erase all on page 759. The access ports will be re-enabled on the next reset once the secure erase sequence has completed.

The write-once register ERASEPROTECT.LOCK on page 767 should be set to Locked as early as possible in the start-up sequence, preferably as soon as the on-chip firmware has determined it does not need to communicate with a debugger over the CTRL-AP mailbox interface. Once written, it will not be possible to remove the erase protection until the next reset.

8.10.5 Disabling access port protection

The access port protection mechanisms can be temporarily disabled to debug the device.

The disabling of the access port protection is done through a combination of UICR and CTRL-AP registers.

Disabling non-secure access port protection

If UICR.APPROTECT has been enabled from UICR, the device access port is protected.

If UICR.APPROTECT has not been enabled from UICR, both the debugger and on-chip firmware must write the same non-zero 32-bit KEY value into their respective registers CTRLAP.APPROTECT.DISABLE (CPU-side) and CTRLAP.APPROTECT.DISABLE (debugger-side) to disable the access port protection to non-secure mode.

The write-once register APPROTECT.LOCK on page 767 should be set to Locked as early as possible in the start-up sequence. Once written, it will not be possible to remove the non-secure mode access port protection until next reset.

Disabling secure access port protection

If UICR.APPROTECT has been enabled from UICR, the device access port is protected.

If UICR.SECUREAPPROTECT has not been enabled from UICR, both the debugger and onchip firmware must write the same non-zero 32-bit KEY value into their respective registers CTRLAP.SECUREAPPROTECT.DISABLE (CPU-side) and CTRLAP.SECUREAPPROTECT.DISABLE (debugger-side) to disable the access port protection to secure mode.

The write-once register SECUREAPPROTECT.LOCK on page 768 should be set to Locked as early as possible in the start-up sequence, preferably as soon as on-chip firmware has determined it does not need to communicate with a debugger over the CTRL-AP mailbox interface. Once written, it will not be possible to remove the secure mode access port protection until next reset.



Note: If secure mode debug is enabled, an ERASEALL sequence can also be initiated by writing the same 32-bit KEY value into the respective ERASEPROTECT.DISABLE registers

The CTRLAP.APPROTECT.DISABLE and CTRLAP.SECUREAPPROTECT.DISABLE registers are only reset by pin reset, brown-out reset, or watchdog timer reset. This allows keeping the debug session active through soft resets.

After an ERASEALL sequence has completed, the access port protection of the core's AHB-AP is disabled until the next pin reset, power-on reset, brown-out reset, or watchdog timer reset. This will allow initial firmware to be written. For more details on ERASEALL, see Erase all on page 759.

Access port protection status

The debugger can read the access port protection status in the core's AHB-AP, using the Arm AHB-AP Control/Status Word register (CSW), defined in the Arm CoreSight SoC-400 Technical Reference Manual, Revision r3p2. The DbgStatus field indicates that the AHB-AP can perform AHB transfers, while the SPIStatus indicates if secure AHB transfers are permitted. For a list of all debug access ports, see DAP — Debug access port on page 747.

8.10.6 Debugger registers

CTRL-AP has a set of registers that can only be accessed from the debugger over the SWD interface. These are not accessible from the CPU.

The SECUREAPPROTECT fields and registers only apply for cores that have the Arm Cortex-M33 with TrustZone technology.

Register	Offset	Security	Description
RESET	0x000		System reset request.
ERASEALL	0x004		Perform a secure erase of the device, where flash, SRAM, and UICR will be erased in
			sequence. The device will be returned to factory default settings upon next reset.
ERASEALLSTATUS	0x008		This is the status register for the ERASEALL operation.
APPROTECT.DISABLE	0x010		This register disables APPROTECT and enables debug access to non-secure mode.
SECUREAPPROTECT.DISABLE	0x014		This register disables SECUREAPPROTECT and enables debug access to secure mode.
ERASEPROTECT.STATUS	0x018		This is the status register for the UICR ERASEPROTECT configuration.
ERASEPROTECT. DISABLE	0x01C		This register disables ERASEPROTECT and performs ERASEALL.
MAILBOX.TXDATA	0x020		Data sent from the debugger to the CPU.
MAILBOX.TXSTATUS	0x024		This register shows a status that indicates if data sent from the debugger to the CPU
			has been read.
MAILBOX.RXDATA	0x028		Data sent from the CPU to the debugger.
MAILBOX.RXSTATUS	0x02C		This register shows a status that indicates if data sent from the CPU to the debugger
			has been read.
IDR	0x0FC		CTRL-AP Identification Register, IDR.

8.10.6.1 Registers

Table 202: Register overview

8.10.6.1.1 RESET

Address offset: 0x000

System reset request.

This register is automatically deactivated during an ERASEALL operation.



Bit n	umber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	RESET			System reset request and status
			NoReset	0	Write to release reset
					Reading '0' means reset is not active
			Reset	1	Write to hold reset
					Reading '1' means reset is active

8.10.6.1.2 ERASEALL

Address offset: 0x004

Perform a secure erase of the device, where flash, SRAM, and UICR will be erased in sequence. The device will be returned to factory default settings upon next reset.

Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x0000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
A W ERASEALL			Return device to factory default settings
	NoOperation	0	No operation
	Erase	1	Erase flash, SRAM, and UICR in sequence

8.10.6.1.3 ERASEALLSTATUS

Address offset: 0x008

This is the status register for the ERASEALL operation.

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	ERASEALLSTATUS			Status bit for the ERASEALL operation
			Ready	0	ERASEALL is ready
			Busy	1	ERASEALL is busy (on-going)

8.10.6.1.4 APPROTECT.DISABLE

Address offset: 0x010

This register disables APPROTECT and enables debug access to non-secure mode.



Bit n	umber		31	1 30	29	28	27 26	5 2 5	524	23	22	21	20 1	19 1	18 1	171	.6 1	15 1	L4 1	.3 1	21	1 10	9	8	7	6	5	4	3	2	1
ID			А	А	А	А	A A	A	А	А	А	А	A	A	Α.	A	Α.	A	A	A A	A A	A	А	А	А	А	А	A	А	A	A
Rese	et 0x50F	A50FA	0	1	0	1	0 0	0	0	1	1	1	1	1 (0	1 (0	0	1	0 1	1 0	0	0	0	1	1	1	1	1	0	1
A	RW	KEY								Di	sab	le A	PPF	ROT	EC	T aı	nd	ena	able	e de	ebu	g ac	ces	s to	no	n-					
										se	cur	e m	ode	e un	ntil	the	ne	ext	pin	res	et i	f KE	Y fi	eld	s m	atc	h.				
										Th	ie c	urre	ent /	APF	PRC	DTE	СТ	val	ue	as c	onf	igu	ed	fro	m C	TR	L-AI	Р			
										is	disa	able	d if	the	e va	alue	e of	f KE	Y fi	eld	s ar	e n	on-a	zero	o ar	nd t	he				
										KE	Y fi	elds	s ma	atcł	1 OI	n bo	oth	ה th	e C	PU	and	l de	bug	ger	r sic	les.					

To enable debug access, both CTRL-AP and UICR.APPROTECT protection needs to be disabled.

8.10.6.1.5 SECUREAPPROTECT.DISABLE

Address offset: 0x014

This register disables SECUREAPPROTECT and enables debug access to secure mode.

				_																			_										
Bit r	umber				33	L 30	29	282	27 2	6 2	25 2	24 2	3 2	2 2 1	. 20	19	18 1	17 1	16 1	15 1	41	3 1 2	11	10	9	8	7	6 !	54	13	2	1	0
ID					А	А	А	А	A	4 <i>4</i>	Α,	A	A A	A	А	А	A	A	A	A	4 4	A A	А	А	A	A	A	Α,	A A	A A	A	A	A
Rese	et Ox50I	A50FA			0	1	0	1	0	0 0	0 (0 1	L 1	. 1	1	1	0	1 (0	0 1	1 () 1	0	0	0	0	1 :	1 :	1 1	L 1	0	1	0
				D																													
А	RW	KEY										C	isa	ble	SEC	UR	EAP	PRC	DTE	СТ	and	d ena	able	e de	bu	g of	sec	cure	e				
												n	nod	e ui	ntil	the	ne>	ct pi	in r	rese	t if	KEY	fiel	dsı	mat	tch.							
												т	he	curr	ent	SF		FAI	PPF	ROT	FCI	۲ val	ue a	as c	onf	igu	red	fro	m				
																										0							
												C	IKL	-AP	15 0	lisa	bie		the	e va	iue	of K	LEY I	rielo	us a	are	non	i-ze	ero				
												а	nd	the	KEY	í fie	lds	ma	tch	on	bo	th th	ne C	PU	an	d de	ebu	gge	er				
												s	ides	5.																			
												т		hab	ام ما	ohu	19.2			hot	h C	TRL	۸D	200	4								
													0 ei	lan	ie u	ebu	ig a	LLE:	55,	DOL	iii C	INL	AP	and	L								
												ι	IICR	SE	CUF	REA	PPR	OT	EC1	۲ pro	ote	ctio	ו ne	eds	s to	be	dis	abl	ed.				

8.10.6.1.6 ERASEPROTECT.STATUS

Address offset: 0x018

This is the status register for the UICR ERASEPROTECT configuration.

Bit number			31 30	29 28	3 27 3	26 25	5 2 4	23	22	21	20	19 1	18 1	7 1	61	5 14	13	12	11 1	.0 9	8	7	6	5	4	32	1	0
ID																												A
Reset 0x0000	00000		0 0	0 0	0	0 0	0	0	0	0	0	0	0	0 0) (0 (0	0	0	0 0	0	0	0	0	0	0 0	0	0
A R	PALL							Sta	atus	s bit	t fo	r er	ase	pro	oteo	ctio	n											
														set v CT re						fror	n th	ie						
		Enabled	0					ER	ASE	EPR	OTI	ECT	is e	enat	oleo	d												
		Disabled	1					ER	ASE	EPR	OTI	ЕСТ	is r	not	ena	ble	d ar	nd E	RAS	EAL	L ca	n b	e					
								pe	rfor	rme	ed																	

8.10.6.1.7 ERASEPROTECT.DISABLE

Address offset: 0x01C

This register disables ERASEPROTECT and performs ERASEALL.



Bit n	umber		31	.30	29	28	27 2	262	25 :	24	232	22 :	212	20 3	19 1	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ID			А	А	А	А	А	A	A	A	A	A	A	A	A	A	A	A	A	A	A	А	A	А	A	А	А	А	А	A	A	А	A
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
											Des																						
А	RW	KEY									The	e EF	RAS	EA	LL s	eq	uer	nce	w	ill I	be i	niti	ate	d i	i va	lue	e of	th	e K	EY			
											fiel	ds a	are	no	n-z	erc	ar	ld 1	the	K	Y f	ielc	ls n	nat	ch	on	bo	th t	he				

8.10.6.1.8 MAILBOX.TXDATA

Address offset: 0x020

Data sent from the debugger to the CPU.

Writing to this register will automatically set a DataPending value in the TXSTATUS register.

Bit n	umber		31	30	29	28 2	27 2	26 2	5 2	42	3 22	2 2 1	20	19	18 1	17 1	.6 1	5 14	13	12	111	09	8	7	6	5	4	32	1	0
ID			А	А	А	A	A	A /	A A	A	A A	A	А	А	A	A ,	д д	A	А	А	A A	A	A	A	А	А	A	A A	A A	A
Rese	et 0x000	00000	0	0	0	0	0 (0 (0 0) (0 (0	0	0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
ID																														
A	RW	Data								D	ata	ser	nt fr	om	del	oug	ger													

8.10.6.1.9 MAILBOX.TXSTATUS

Address offset: 0x024

This register shows a status that indicates if data sent from the debugger to the CPU has been read.

Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	Status			Status of register DATA
			NoDataPending	0	No data pending in register TXDATA
			DataPending	1	Data pending in register TXDATA

8.10.6.1.10 MAILBOX.RXDATA

Address offset: 0x028

Data sent from the CPU to the debugger.

Reading from this register will automatically set a NoDataPending value in the RXSTATUS register.

A R Data		Data sent from CPU
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	A A A A A A A A	
Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

8.10.6.1.11 MAILBOX.RXSTATUS

Address offset: 0x02C

This register shows a status that indicates if data sent from the CPU to the debugger has been read.



Bit nu	mber			31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	R	Status			Status of register DATA
			NoDataPending	0	No data pending in register RXDATA
			DataPending	1	Data pending in register RXDATA

8.10.6.1.12 IDR

Address offset: 0x0FC

CTRL-AP Identification Register, IDR.

Bit n	umber			31	30 2	29 28	3 27	26 2	5 24	4 2 3	3 2 2	2 2 1	20	19 1	.8 1	7 16	5 15	14	13 1	2 11	. 10	98	37	6	5	4	3	2	1 0
ID				Е	Е	ΕE	D	D) D	C	С	С	С	C	сс	СВ	В	В	В				A	А	A	А	A	Α.	A A
Rese	t 0x128	80000		0	0	01	0	0 1	. 0	1	0	0	0	1	0 0	0 0	0	0	0	0 0	0	0 0) (0	0	0	0	0	0 0
ID																													
А	R	APID								A	۶Id	lent	ifica	atio	n														
В	R	CLASS								Ac	cces	ss P	ort	(AP)) cla	ISS													
			NotDefined	0x	0					N	o de	efin	ed o	class	5														
			MEMAP	0x	8					М	em	ory	Aco	cess	Po	rt													
С	R	JEP106ID								JE	DE	C JE	P10)6 id	ent	ity (code	9											
D	R	JEP106CONT								JE	DE	C JE	P10)6 co	onti	nua	tion	co	de										
Е	R	REVISION								Re	evis	ion																	

8.10.7 Registers

Base address	Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0x50006000	APPLICATION		CTRLAP : S	US	NSA	Control access port CPU	
0x40006000	APPLICATION	CIRLAPPERI	CTRLAP : NS	03	INSA	side	
0x41006000	NETWORK	CTRLAPPERI	CTRLAP	NS	NA	Control access port CPU	SECUREAPPROTECT.LOCK,
						side	SECUREAPPROTECT.DISABLI
							and
							STATUS.SECUREAPPROTECT
							registers not supported.

Table 203: Instances

Register	Offset	Security	Description
MAILBOX.RXDATA	0x400		Data sent from the debugger to the CPU.
MAILBOX.RXSTATUS	0x404		This register shows a status that indicates if data sent from the debugger to the CPU
			has been read.
MAILBOX.TXDATA	0x480		Data sent from the CPU to the debugger.
MAILBOX.TXSTATUS	0x484		This register shows a status that indicates if the data sent from the CPU to the
			debugger has been read.
ERASEPROTECT.LOCK	0x500		This register locks the ERASEPROTECT.DISABLE register from being written until next
			reset.
ERASEPROTECT.DISABLE	0x504		This register disables the ERASEPROTECT register and performs an ERASEALL
			operation.
APPROTECT.LOCK	0x540		This register locks the APPROTECT.DISABLE register from being written to until next
			reset.



Register	Offset	Security	Description
APPROTECT.DISABLE	0x544		This register disables the APPROTECT register and enables debug access to non-secure
			mode.
SECUREAPPROTECT.LOCK	0x548		This register locks the SECUREAPPROTECT.DISABLE register from being written until
			next reset.
SECUREAPPROTECT.DISABLE	0x54C		This register disables the SECUREAPPROTECT register and enables debug access to
			secure mode.
STATUS	0x600		Status bits for CTRL-AP peripheral.

Table 204: Register overview

8.10.7.1 MAILBOX.RXDATA

Address offset: 0x400

Data sent from the debugger to the CPU.

Reading from this register will automatically set a NoDataPending value in the RXSTATUS register.

Reset 0x00000000 Value ID Value Value Description Value Description	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15	31211109876543210

8.10.7.2 MAILBOX.RXSTATUS

Address offset: 0x404

This register shows a status that indicates if data sent from the debugger to the CPU has been read.

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x0000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		
A R RXSTATUS		Status of data in register RXDATA
NoDataPer	ding 0	No data pending in register RXDATA
DataPendir	g 1	Data pending in register RXDATA

8.10.7.3 MAILBOX.TXDATA

Address offset: 0x480

Data sent from the CPU to the debugger.

Writing to this register will automatically set a DataPending value in the TXSTATUS register.

A RW	TXDATA								Data	a se	ent t	o d	ebu	gge	r												
Reset 0x0000	00000	0	0 (0	0 0	0	0	0	0	0 0	0 0	0	0	0	0	0	0 0	0	0	0 0	0 0	0	0	0	0	0 0	0
ID		А	A	A A	A A	А	А	A	A	AA	A A	A	A	A	A	A	A A	А	A	4 <i>4</i>	A A	A	А	А	A	A A	A
Bit number		31	30 2	9 2	8 27	26	25	242	23 2	22.2	1 20) 19	18	17	16 1	15 1	4 13	12	11 1	.0 9	8 (7	6	5	4	3 2	1

8.10.7.4 MAILBOX.TXSTATUS

Address offset: 0x484



This register shows a status that indicates if the data sent from the CPU to the debugger has been read.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	TXSTATUS			Status of data in register TXDATA
			NoDataPending	0	No data pending in register TXDATA
			DataPending	1	Data pending in register TXDATA

8.10.7.5 ERASEPROTECT.LOCK

Address offset: 0x500

This register locks the ERASEPROTECT.DISABLE register from being written until next reset.

Bit n	umber			31 30 29 28 27 26 25 24	⁴ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW1	LOCK			Lock ERASEPROTECT.DISABLE register from being written
					until next reset
			Unlocked	0	Register ERASEPROTECT.DISABLE is writeable
			Locked	1	Register ERASEPROTECT.DISABLE is read-only

8.10.7.6 ERASEPROTECT. DISABLE

Address offset: 0x504

This register disables the ERASEPROTECT register and performs an ERASEALL operation.

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field	
A RW1 KEY	The ERASEALL sequence is initiated if the value of the KEY
	fields are non-zero and the KEY fields match on both the
	CPU and debugger sides.

8.10.7.7 APPROTECT.LOCK

Address offset: 0x540

This register locks the APPROTECT.DISABLE register from being written to until next reset.

Bit n	umber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
ID					A						
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						
А	RW1	LOCK			Lock the APPROTECT.DISABLE register from being written						
					to until next reset						
			Unlocked	0	Register APPROTECT.DISABLE is writeable						
	Locked 1				Register APPROTECT.DISABLE is read-only						



8.10.7.8 APPROTECT.DISABLE

Address offset: 0x544

This register disables the APPROTECT register and enables debug access to non-secure mode.

Bit n	umber				31	30 2	9 2	8 27	7 26	25	24	23	22 2	21 2	0 19	9 18	17	16	15 :	14 1	3 1 2	11	10	9	8	7	6	5	4	3	2	1	0
ID					А	A	4 A	A A	A	A	A	A	Α.	A A	AA	A	A	A	A	AA	A	А	A	A	A	A	A	A	A	A	A	A	A
Rese	et 0x000	00000			0	0 (0 0	0 0	0	0	0	0	0	0 0) 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0
А	RW	KEY										lf t	he v	/alu	e of	the	e KE	Y fi	eld	is no	on-z	ero,	, ar	nd t	he	KE١	Y fie	elds	5				
												ma	tch	on	botl	h th	e C	PU	anc	l det	ouge	ger s	side	es,	disa	able	e						
												AP	PRO	TEC	T a	nd	enal	ble	det	oug a	acce	ss t	o n	on	-see	cure	e m	node	e				
												unt	til tł	ne n	ext	pin	res	et,	bro	wn-	out	rese	et,	роу	ver	-on	re	set,					
												or	wat	cho	g tir	ner	res	et.															
												Aft	er r	eset	t the	e de	ebu	gge	r sio	de re	egist	er h	nas	a f	ixe	d KI	EY						
													ue.								0												
																				th C													
												UIC	CR.A	PPF	ROT	ECT	pro	oteo	tio	n ne	eds	to k	be (disa	able	ed.							

8.10.7.9 SECUREAPPROTECT.LOCK

Address offset: 0x548

This register locks the SECUREAPPROTECT.DISABLE register from being written until next reset.

Bit n	umber			31 30	29 28	8 27	26 2	25 24	423	22	21	20 1	19 1	8 17	16	15	14 3	131	2 1 1	. 10	9	8 7	7 6	5	4	3	2	1 0
ID																												A
Rese	t 0x000	00000		0 0	0 0	0 0	0	0 0	0	0	0	0	0 0	0 0	0	0	0	0 0	0 0	0	0	0 0) 0	0	0	0	0	0 0
ID																												
А	RW1	LOCK							Lo	ck r	egis	ster	SEC	CUR	EAP	PRC	DTE	CT.D	ISA	BLE	fror	n be	eing	ŗ				
									wr	ritte	en u	ntil	nex	t re	set													
			Unlocked	0					Re	gist	ter S	SEC	URE	APF	RO	TEC	T.DI	SAB	BLE i	s wr	itea	ble						
			Locked	1					Re	gist	ter S	SEC	URE	APF	RO	TEC	T.DI	SAB	BLE i	s rea	ad-c	only						

8.10.7.10 SECUREAPPROTECT.DISABLE

Address offset: 0x54C

This register disables the SECUREAPPROTECT register and enables debug access to secure mode.



Bit n	umbe	er			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	765	54	3	2	1 0
ID					A A A A A A A A A A A A A A A A A A A	AAA	A A	А	A	A A
Rese	et OxO	000	0000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000	0 0	0	0 () 0
ID										
А	RW		KEY		If the value of the KEY field is non-zero, and the	KEY fiel	ds			
					match on both the CPU and debugger sides, disa	ble				

match on both the CPU and debugger sides, disable SECUREAPPROTECT and enable debug access to secure mode until the next pin reset, brown-out reset, power-on reset, or watchog timer reset.

After reset the debugger side register has a fixed KEY value.

To enable debug access, both CTRL-AP and

UICR.SECUREAPPROTECT protection needs to be disabled.

8.10.7.11 STATUS

Address offset: 0x600

Status bits for CTRL-AP peripheral.

_					
Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	R	UICRAPPROTECT			Status bit for UICR part of access port protection at last
					reset.
					The reset value is automatically read from the APPROTECT
					register in UICR.
			Enabled	0	APPROTECT was enabled in UICR
			Disabled	1	APPROTECT wasdisabled in UICR
В	R	UICRSECUREAPPROTEC	т		Status bit for UICR part of secure access port protection at
					last reset.
					The reset value is automatically read from the
					SECUREAPPROTECT register in UICR.
			Enabled	0	SECUREAPPROTECT was enabled in UICR
			Disabled	1	SECUREAPPROTECT was disabled in UICR
С	R	DBGIFACEMODE			Status bit for device debug interface mode
			Disabled	0	No debugger attached
			Enabled	1	Debugger is attached and device is in debug interface
					mode

8.11 CTI - Cross Trigger Interface

Configuration interface for the Cross Trigger Interface

Please refer to the CTI section for more information about how to configure the Cross Trigger Interface.



8.11.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0xE0042000 APPLICATION	і сті	СТІ	S	NA	Cross-trigger interface	Application core CTI
0xE0042000 NETWORK	СТІ	CTI	NS	NA	Cross-trigger interface	Network core CTI

Table 205: Instances

Register	Offset	Security	Description
CTICONTROL	0x000		CTI Control register
CTIINTACK	0x010		CTI Interrupt Acknowledge register
CTIAPPSET	0x014		CTI Application Trigger Set register
CTIAPPCLEAR	0x018		CTI Application Trigger Clear register
CTIAPPPULSE	0x01C		CTI Application Pulse register
CTIINEN[n]	0x020		CTI Trigger to Channel Enable register
CTIOUTEN[n]	0x0A0		CTI Channel to Trigger Enable register
CTITRIGINSTATUS	0x130		CTI Trigger In Status register
CTITRIGOUTSTATUS	0x134		CTI Trigger Out Status register
CTICHINSTATUS	0x138		CTI Channel In Status register
CTIGATE	0x140		Enable CTI Channel Gate register
DEVARCH	0xFBC		Device Architecture register
DEVID	0xFC8		Device Configuration register
DEVTYPE	0xFCC		Device Type Identifier register
PIDR4	0xFD0		Peripheral ID4 Register
PIDR5	0xFD4		Peripheral ID5 register
PIDR6	0xFD8		Peripheral ID6 register
PIDR7	0xFDC		Peripheral ID7 register
PIDRO	0xFE0		Peripheral ID0 Register
PIDR1	0xFE4		Peripheral ID1 Register
PIDR2	0xFE8		Peripheral ID2 Register
PIDR3	0xFEC		Peripheral ID3 Register
CIDRO	0xFF0		Component ID0 Register
CIDR1	0xFF4		Component ID1 Register
CIDR2	0xFF8		Component ID2 Register
CIDR3	0xFFC		Component ID3 Register

Table 206: Register overview

8.11.1.1 CTICONTROL

Address offset: 0x000

CTI Control register

The CTICONTROL register enables the CTI.

Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x0000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
A RW GLBEN			Enables or disables the CTI.
	Disabled	0	All cross-triggering mapping logic functionality is disabled.
	Enabled	1	Cross-triggering mapping logic functionality is enabled.



8.11.1.2 CTIINTACK

Address offset: 0x010

CTI Interrupt Acknowledge register

The CTIINTACK register is a software acknowledge for a trigger output. This register is used when ctitrigout is used as a sticky output. That is, no hardware acknowledge is available and a software acknowledge is required.

Bit n	umber			31	30 2	9 2	8 27	26	25 2	24	23 2	22.2	212	0 1	91	8 1	7 16	5 1 5	5 14	13	12	11	10	9	8	76	5 5	4	3	2	1 0
ID																										+ 0	i F	E	D	С	ΒA
Rese	t 0x000	00000		0	0 (0 0	0 0	0	0	0	0	0	0 0) () () (0	0	0	0	0	0	0	0	0) (0	0	0	0	0 0
ID											Des																				
A-H	w	INTACK[i] (i=07)									Ack	no۱	wlee	dge	s tł	ne c	titr	igo	uti	ou	tpu	t.									
			Acknowledge	1							Clea	ars	the	cti	trig	out															

8.11.1.3 **CTIAPPSET**

Address offset: 0x014

CTI Application Trigger Set register

Writing to the CTIAPPSET register causes a channel event to be raised, corresponding to the bit written to.

Bit number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Reset 0x00	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W				Description
A-D RW	APPSET[i] (i=03)			Application trigger event for channel i.
		Inactive	0	Application trigger i is inactive.
		Active	1	Application trigger i is active.

8.11.1.4 CTIAPPCLEAR

Address offset: 0x018

CTI Application Trigger Clear register

Writing to a bit in the CTIAPPCLEAR register clears the corresponding channel event.

Bit num	ıber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Reset 0	x0000	00000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A-D W	V	APPCLEAR[i] (i=03)		Sets the corresponding bits in the CTIAPPSET to 0. There is
				one bit of the register for each channel.
				Clears the event for channel i.

8.11.1.5 CTIAPPPULSE

Address offset: 0x01C

CTI Application Pulse register

A write to this register causes a channel event pulse of one cticlk period to be generated. This corresponds to the bit that was written to. The pulse external to the CTI can be extended to multi-cycle by the



handshaking interface circuits. This register clears itself immediately, so it can be repeatedly written to without software having to clear it.

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A-D	W	APPULSE[i] (i=03)			Setting a bit HIGH generates a channel event pulse for the
					selected channel. There is one bit of the register for each
					channel.
			Generate	1	Generates an event pulse on channel i.
			Generate	1	Generates an event pulse on channel i.

8.11.1.6 CTIINEN[n] (n=0..7)

Address offset: $0x020 + (n \times 0x4)$

CTI Trigger to Channel Enable register

The CTIINENn register enables the signaling of an event on CTM channels when a trigger event is received by the CTI. There is a bit for each of the four channels implemented. This register does not affect the application trigger operations.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					DCBA
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A-D	RW	TRIGINEN[i] (i=03)			Enables a cross trigger event to channel i when a ctitrigin
					input is activated.
			Disabled	0	Input trigger n events are ignored by channel i.
			Enabled	1	When an event is received on input trigger n (ctitrigin[n]),
					generate an event on channel i.

8.11.1.7 CTIOUTEN[n] (n=0..7)

Address offset: $0x0A0 + (n \times 0x4)$

CTI Channel to Trigger Enable register

The CTIOUTENn register defines which channels can generate a ctitrigout[n] output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID				D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A-D	RW	TRIGOUTEN[i] (i=03)			Enables a cross trigger event to ctitrigout when channel i is
					activated.
			Disabled	0	Channel i is ignored by output trigger n.
			Enabled	1	When an event occurs on channel i, generate an event on
					output event n (ctitrigout[n]).

8.11.1.8 CTITRIGINSTATUS

Address offset: 0x130



CTI Trigger In Status register

The CTITRIGINSTATUS register provides the status of the ctitrigin inputs.

Bit numb	ber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Н G F E D C B A
Reset 0x0	0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/V				
A-H R	TRIGINSTATUS[i] (i=07	")		Shows the status of ctitrigini input.
		Active	1	Ctitrigin i is active.

8.11.1.9 CTITRIGOUTSTATUS

Address offset: 0x134

CTI Trigger Out Status register

The CTITRIGOUTSTATUS register provides the status of the ctitrigout outputs.

Bit nu	ımber			31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					Н G F E D C В и
Reset	: 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A-H	R	TRIGOUTSTATUS[i]			Shows the status of ctitrigouti output.
A-H	R	TRIGOUTSTATUS[i] (i=07)			Shows the status of ctitrigouti output.
A-H	R		Active	1	Shows the status of ctitrigouti output. Ctitrigout i is active.

8.11.1.10 CTICHINSTATUS

Address offset: 0x138

CTI Channel In Status register

The CTICHINSTATUS register provides the status of the ctichin inputs.

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A-D	R	CTICHINSTATUS[i]			Shows the status of the ctitrigin i input.
		(i=03)			
			Active	1	Ctichin i is active.
			, lotife		

8.11.1.11 CTIGATE

Address offset: 0x140

Enable CTI Channel Gate register

The CTIGATE register prevents the channels from propagating through the CTM to other CTIs. This enables local cross-triggering (e.g. causing an interrupt when the ETM trigger occurs). It can be used effectively with CTIAPPSET, CTIAPPCLEAR, and CTIAPPPULSE for asserting trigger outputs by asserting channels, without affecting the rest of the system. On reset, this register is 0xF and channel propagation is enabled.



Bit nu	umber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID					DСВА
Reset	t 0x000	0000F		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A-D	RW	CTIGATEEN[i] (i=03)			Enable ctichouti.
			Enabled	1	Enable ctichout channel i propagation.
			Disabled	0	Disable ctichout channel i propagation.

8.11.1.12 DEVARCH

Address offset: 0xFBC

Device Architecture register

Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x477	01A14	0 1 0 0 0 1 1	1 0 1 1 1 0 0 0 0 0 0 1 1 0 1 0 0 0 0 1 0 1 0 0
ID				Description
А	R	Architecture		Contains the CTI device architecture.

8.11.1.13 DEVID

Address offset: 0xFC8

Device Configuration register

The DEVID register indicates the capabilities of the component.

Bit n	umber		313	0 29	28 27	262	25 2	24 23	3 2	2 21	. 20	19	18 :	17 1	61	5 14	413	12	111	09	8	7	6	5	4 3	32	1	0
ID												С	С	С	C E	3 B	В	В	ΒE	3 B	В			,	A A	A A	А	А
Rese	t 0x000	40800	0 0	0 0	0 0	0	0	0 0) () 0	0	0	1	0) (0 0	0	0	1 (0 0	0	0	0	0	0 0	0 0	0	0
ID																												
А	R	EXTMUXNUM						Ir	ndio	cate	s th	e nı	um	ber	of r	nul	tiple	exers	ava	ailat	le d	on 1	Frig	ger				
								Ir	npu	its a	nd ⁻	Trigg	ger	Ou	tpu	ts tl	nat	are ı	isin	g as	icct	I. TI	he					
								d	efa	ult	valu	e of	f Ob	000	000	ind	icat	es tł	nat i	no n	nult	iple	exin	g is				
								р	res	ent.																		
В	R	NUMTRIG						N	lum	nber	of	ECT	tri	gge	's a	vail	able	·.										
С	R	NUMCH						N	lum	nber	of	ECT	ch	ann	els	ava	ilab	le.										

8.11.1.14 DEVTYPE

Address offset: 0xFCC

Device Type Identifier register

The DEVTYPE register provides a debugger with information about the component when the Part Number field is not recognized. The debugger can then report this information.



Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ВВВАААА
Rese	et 0x000	00014		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	MAJOR			Major classification of the type of the debug component
					as specified in the Arm Architecture Specification for this
					debug and trace component.
			Controller	4	Indicates that this component allows a debugger to control
					other components in an Arm CoreSight SoC-400 system.
В	R	SUB			Sub-classification of the type of the debug component as
					specified in the Arm Architecture Specification within the
					major classification as specified in the MAJOR field.
			Crosstrigger	1	Indicates that this component is a sub-triggering
					component.

8.11.1.15 PIDR4

Address offset: 0xFD0

Peripheral ID4 Register

The PIDR4 register is part of the set of peripheral identification registers. It contains part of the designer identity and the memory size.

Bit n	umber			31 30 29 28 27 26 25 24	¹ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ВВВАААА
Rese	et 0x000	00004		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	DES_2			Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2
					identify the designer of the component.
			Code	4	JEDEC continuation code.
В	R	SIZE			Always 0b0000. Indicates that the device only occupies 4KB
					of memory.

8.11.1.16 PIDR5

Address offset: 0xFD4

Peripheral ID5 register

Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID		
Reset 0x0000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field		Description

8.11.1.17 PIDR6

Address offset: 0xFD8

Peripheral ID6 register

Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 1	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID			
Reset 0x0000000	0 0 0 0 0 0		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field		Description	



8.11.1.18 PIDR7

Address offset: 0xFDC

Peripheral ID7 register

Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		
Reset 0x0000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field		Description

8.11.1.19 PIDR0

Address offset: 0xFE0

Peripheral IDO Register

The PIDRO register is part of the set of peripheral identification registers. It contains part of the designer-specific part number.

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A
Reset 0x0000021		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
A R PART_0			Bits[7:0] of the 12-bit part number of the component. The
			designer of the component assigns this part number.
	PartnumberL	0x21	Indicates bits[7:0] of the part number of the component.

8.11.1.20 PIDR1

Address offset: 0xFE4

Peripheral ID1 Register

The PIDR1 register is part of the set of peripheral identification registers. It contains part of the designerspecific part number and part of the designer identity.

Bit n	umber			31 30 29 28	3 27 26 2	25 24 2	23 22	21 2	0 19	18 1	7 16	15 1	4 13	12	11 10	9	8	6	5	4	32	1	0
ID																	I	3 B	В	В	A A	A	А
Rese	t 0x000	000BD		0 0 0 0	00	0 0	0 0	0 0	0 0	0 0	0	0	0 0	0	0 0	0	0 :	0	1	1	1 1	0	1
ID							Descri																
А	R	PART_1				I	Bits[1	1:8]	of th	e 12-	bit	part	num	ber	of th	e co	mpo	oner	nt.				
						-	The d	esigr	ner o	f the	con	npor	enta	assi	gns tl	nis p	art	num	ber				
			PartnumberH	13		I	Indica	ates b	oits[1	1:8]	of tl	ne pa	art n	umt	er of	the	cor	про	nen	t.			
В	R	DES_0				-	Togetl	her, I	PIDR	1.DES	5_0,	PIDI	R2.DI	ES_2	L, and		0R4.	DES	_2				
						i	identi	ify th	e de	signe	r of	the	com	oon	ent.								
			Arm	11		,	Arm. I	Bits[3	3:0] d	of the	e JEC	DEC .	EP1	06 Io	denti	ty Co	ode						

8.11.1.21 PIDR2

Address offset: 0xFE8

Peripheral ID2 Register

The PIDR2 register is part of the set of peripheral identification registers. It contains part of the designer identity and the product revision.



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ССССВААА
Rese	et 0x000	0000B		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	DES_1			Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2
					identify the designer of the component.
			Arm	3	Arm. Bits[6:4] of the JEDEC JEP106 Identity Code
В	R	JEDEC			Always 1. Indicates that the JEDEC-assigned designer ID is
					used.
С	R	REVISION			Peripheral revision
			Rev0p0	0	This device is at r0p0

8.11.1.22 PIDR3

Address offset: 0xFEC

Peripheral ID3 Register

The PIDR3 register is part of the set of peripheral identification registers. It contains the REVAND and CMOD fields.

Bit n	umber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B B B A A A A
Rese	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	R	CMOD			Customer Modified. Indicates whether the customer has
					modified the behavior of the component. In most cases,
					this field is 0b0000. Customers change this value when
					they make authorized modifications to this component.
			Unmodified	0	Indicates that the customer has not modified this
					component.
В	R	REVAND			Indicates minor errata fixes specific to the revision of
					the component being used, for example metal fixes after
					implementation. In most cases, this field is 0b0000. Arm
					recommends that the component designers ensure that a
					metal fix can change this field if required, for example, by
					driving it from registers that reset to 0b0000.
			NoErrata	0	Indicates that there are no errata fixes to this component.

8.11.1.23 CIDR0

Address offset: 0xFF0

Component IDO Register

The CIDRO register is a component identification register that indicates the presence of identification registers.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A
Rese	t 0x000	0000D		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	PRMBL_0			Preamble[0]. Contains bits[7:0] of the component
					identification code.
			Value	0x0D	Bits[7:0] of the identification code.



8.11.1.24 CIDR1

Address offset: 0xFF4

Component ID1 Register

The CIDR1 register is a component identification register that indicates the presence of identification registers. This register also indicates the component class.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					ВВВАААА
Rese	t 0x000	00090		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0
ID					Description
А	R	PRMBL_1			Preamble[1]. Contains bits[11:8] of the component
					identification code.
			Value	0	Bits[11:8] of the identification code.
В	R	CLASS			Class of the component, for example, whether the
					component is a ROM table or a generic CoreSight
					component. Contains bits[15:12] of the component
					identification code
			Coresight	9	Indicates that the component is a CoreSight component.

8.11.1.25 CIDR2

Address offset: 0xFF8

Component ID2 Register

The CIDR2 register is a component identification register that indicates the presence of identification registers.

Bit n	umber			31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	00005		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	PRMBL_2			Preamble[2]. Contains bits[23:16] of the component
					identification code.
			Value	0x05	Bits[23:16] of the identification code.

8.11.1.26 CIDR3

Address offset: 0xFFC

Component ID3 Register

The CIDR3 register is a component identification register that indicates the presence of identification registers.

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Rese	t 0x000	000B1		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 0 0 1
ID					
А	R	PRMBL_3			Preamble[3]. Contains bits[31:24] of the component
					identification code.
			Value	0xB1	Bits[31:24] of the identification code.



8.12 TAD - Trace and debug control

Configuration interface for trace and debug

Please refer to the Trace section for more information about how to configure the trace and debug interface.

Note: Although there are PSEL registers for the trace port, each function can only be mapped to a single pin due to pin speed requirements. Setting the PIN field to anything else will not have any effect. See Pin assignment chapter for more information

8.12.1 Registers

Base address Domain	Peripheral	Instance	Secure mapping	DMA security	Description	Configuration
0xE0080000 APPLICATION	I TAD	TAD	S	NA	Trace and debug control	

Register	Offset	Security	Description	
CLOCKSTART	0x004		Start all trace and debug clocks.	
CLOCKSTOP	0x008		Stop all trace and debug clocks.	
ENABLE	0x500		Enable debug domain and aquire selected GPIOs	
PSEL.TRACECLK	0x504		Pin configuration for TRACECLK	
PSEL.TRACEDATA0	0x508		Pin configuration for TRACEDATA[0]	
PSEL.TRACEDATA1	0x50C		Pin configuration for TRACEDATA[1]	
PSEL.TRACEDATA2	0x510		Pin configuration for TRACEDATA[2]	
PSEL.TRACEDATA3	0x514		Pin configuration for TRACEDATA[3]	
TRACEPORTSPEED	0x518		Clocking options for the Trace Port debug interface	Retained
			Reset behavior is the same as debug components	

Table 207: Instances

Table 208: Register overview

8.12.1.1 CLOCKSTART

Address offset: 0x004

Start all trace and debug clocks.

Bit n	umber			31 30 29 28 27	26 25 2	4 23 2	22 21	1 20 1	L9 18	17 1	.6 15	5 14 1	3 12	11 1	9 0	8	7 E	5 5	4	3	2 :	1 0
ID																						А
Rese	et 0x000	00000		0 0 0 0 0	00	0 0	0 0	0	0 0	0	0 0	0 0	0 0	0 0	0	0	0 0	0	0	0	0 (0 0
ID																						
А	W	START																				
			Start	1		Sta	rt all	trace	e and	deb	ug c	locks										

8.12.1.2 CLOCKSTOP

Address offset: 0x008

Stop all trace and debug clocks.



Bit n	umber			31 30 2	29 28	27 26	5 25 2	4 23	3 2 2	21 2	20 19) 18	17 :	L6 1	5 14	13	12 1	1 10	9	8	7	65	4	3	2	1 (
ID																										A
Rese	et 0x000	00000		0 0	0 0	0 0	0 0	0 (0	0	0 0	0	0	0 0	0 0	0	0 (0 0	0	0	0	0 0	0	0	0	0 0
ID																										
А	W	STOP																								
			Stop	1				St	ор а	all tr	ace	and	deb	ug d	cloc	ks.										

8.12.1.3 ENABLE

Address offset: 0x500

Enable debug domain and aquire selected GPIOs

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ENABLE			
			DISABLED	0	Disable debug domain and release selected GPIOs
			ENABLED	1	Enable debug domain and aquire selected GPIOs

8.12.1.4 PSEL.TRACECLK

Address offset: 0x504

Pin configuration for TRACECLK

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	ААААА
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN			Pin number
			Traceclk	12	TRACECLK pin
					Note: Only this pin is valid
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

8.12.1.5 PSEL.TRACEDATA0

Address offset: 0x508

Pin configuration for TRACEDATA[0]



Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	ААААА
Rese	et OxFFF	FFFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
					Description
А	RW	PIN			Pin number
			Tracedata0	11	TRACEDATA0 pin
					Note: Only this pin is valid
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect

8.12.1.6 PSEL.TRACEDATA1

Address offset: 0x50C

Pin configuration for TRACEDATA[1]

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	АААА
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN			Pin number
			Tracedata1	10	TRACEDATA1 pin
					Note: Only this pin is valid
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

8.12.1.7 PSEL.TRACEDATA2

Address offset: 0x510

Pin configuration for TRACEDATA[2]

Bit n	Bit number			31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	ААААА
Rese	t OxFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN			Pin number
			Tracedata2	9	TRACEDATA2 pin
					Note: Only this pin is valid
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

8.12.1.8 PSEL.TRACEDATA3

Address offset: 0x514

Pin configuration for TRACEDATA[3]



Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	lamber			B	A A A A A
	et OxFFF	FFFFF			. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN			Pin number
			Tracedata3	8	TRACEDATA3 pin
					Note: Only this pin is valid
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

8.12.1.9 TRACEPORTSPEED (Retained)

Address offset: 0x518

This register is a retained register

Clocking options for the Trace Port debug interface

Reset behavior is the same as debug components

Bit n	umber			31 30 29 28 27 26	25 24 3	23 22 21 20) 19 18	17 1	6 15	14	13 12	2 1 1	10	э ;	37	6	5 4	3	2	1 0
ID																				A A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0	0 0 0 0	0 0	0 0	0	0	0 0	0	0	0 (0 0	0	0 0	0	0	0 0
ID	R/W	Field	Value ID	Value		Description	1													
А	RW	TRACEPORTSPEED				Speed of Tra	race Po	ort clo	ock.	Not	e tha	it th	e TR	ACI	ECLK	, pin				
						output will	be div	ided	agai	in by	/ two	o fro	m th	ie T	race	Por	rt			
						clock.														
			64MHz	0		Trace Port c	clock is	5:												
						64MHz														
			32MHz	1		Trace Port o	clock is	5:												
						32MHz														
			16MHz	2		Trace Port o	clock is	5:												
						16MHz														
			8MHz	3		Trace Port c	clock is	5:												
						8MHz														



9 Hardware and layout

9.1 Pin assignments

This section describes the pin assignment and the pin functions.

This device provides flexibility when it comes to routing and configuration of the GPIO pins. However, some pins have recommendations for how the pin should be configured or what it should be used for.

In addition to the information in the pinout tables for the respective packages, the following peripherals have dedicated pins that should be used for proper operation:

- TWI For the fastest TWI 1 Mbps mode, the two high-speed TWI pins must be configured in the TWI peripheral's PSEL registers, and the 20 mA open drain driver enabled using the E0E1 drive setting in the DRIVE field of the PIN_CNF GPIO register.
- QSPI For QSPI only the dedicated GPIO pins from the following table shall be used. These must be enabled using the Peripheral option of the PIN_CNF[p].MCUSEL register. The GPIO must use the high drive H0H1 configuration in the DRIVE field of the PIN_CNF GPIO register.
- SPIM4 For the 32 Mbps SPI mode, the special purpose GPIO pins are enabled using the Peripheral option of the PIN_CNF[p].MCUSEL register. When activated, the SPIM PSEL settings are ignored, and the dedicated pins are used. The GPIO must use the high drive HOH1 configuration in the DRIVE field of the PIN_CNF GPIO register.
- TRACE When using trace, the TRACEDATA[n] and TRACECLK GPIO pins must all use the extra high drive EOE1 configuration in the DRIVE field of the PIN_CNF GPIO register. Also, the TND option of the PIN_CNF[p].MCUSEL register must be used.

GPIO pin	Description
P0.08 - P0.12	Drive configuration E0E1 is available and must be used for TRACE. For 32 Mbps high-speed SPI using SPIM4, drive configuration H0H1 must be used.
P0.13 - P0.18	The H0H1 drive configuration features the highest speeds of quad SPI using the direct connection of the QSPI peripheral.
P1.02 and P1.03	The EOE1 drive configuration activates a 20 mA open-drain driver specifically designed for high-speed TWI.
Remaining pins	The EOE1 drive configuration is not supported. Using the EOE1 drive configuration will cause incorrect operation.

Table 209: Special GPIO considerations

Note: The extra high drive E0E1 drive configuration has limited availability. It is only available for the dedicated TRACE pins on P0.08 through P0.12. For the dedicated, high-speed TWIM pins on P1.02 and P1.03, the E0E1 drive configuration activates a powerful 20 mA *open-drain* driver specifically designed for high-speed TWI.

For all high-speed signals, the printed circuit board (PCB) layout must ensure that connections are made using short PCB traces. Refer to the manufacturer's PCB design recommendations for additional information.



9.1.1 aQFN94 pin assignments

The aQFN94 package has 94 pins in addition to four corner pads and a die pad.




Figure 252: aQFN pin assignments, top view. Corner and die pad is not illustrated.



Pin	Name	Function	Description	Recommended usage
A5	VBUS	Power	5 V input for USB 3.3 V regulator	
413	DECA	Power	Analog regulator supply decoupling	
\15	DECD	Power	Digital regulator supply decoupling	
417	P1.13	Digital I/O	General purpose I/O	
\19	VDD	Power	Power supply	
421	DCC	Power	DC/DC converter output	
423	DECN	Power	Regulator supply decoupling	
425	N.C.			
427	DECR	Power	Regulator supply decoupling	
32	D+	USB	USB D+	
34	D-	USB	USB D-	
36	DECUSB	Power	USB 3.3 V regulator supply decoupling	
38	VDD	Power	Power supply	
810	DCCD	Power	DC/DC converter output	
312	N.C.			
314	P1.15	Digital I/O	General purpose I/O	
316	P1.14	Digital I/O	General purpose I/O	
318	P1.12	Digital I/O	General purpose I/O	
320	P1.11	Digital I/O	General purpose I/O	
322	P0.31	Digital I/O	General purpose I/O	
324	P0.30	Digital I/O	General purpose I/O	
326	N.C.	5.8.00.0		
328	VDD	Power	Power supply	
330	XC2	Analog input	Connection for 32 MHz crystal	
	VDD	Power	Power supply	
.31	XC1	Analog input	Connection for 32 MHz crystal	
D2	N.C.	Analog input		
1	VDDH	Power	Power supply	
-1	VDD	Power	Power supply	
=2	N.C.	FOWEI	rowei suppiy	
51	N.C.	Davia		
531	DECRF	Power	RADIO power supply decoupling	
12	N.C.	Davian		
1	DCCH	Power	DC/DC converter output	
31	N.C.			
(2	N.C.			
.1	VDD	Power	Power supply	
.31	ANT	RF	Single-ended antenna connection	
V12	P1.00	Digital I/O	General purpose I/O	
N1	P0.00	Digital I/O	General purpose I/O	
	XL1	Analog input	Connection for 32 kHz crystal	
N31	VDD	Power	Power supply	
2	P1.01	Digital I/O	General purpose I/O	
R1	P0.01	Digital I/O	General purpose I/O	
	XL2	Analog input	Connection for 32 kHz crystal	
31	P1.10	Digital I/O	General purpose I/O	
2	N.C.			
J1	VDD	Power	Power supply	
J31	P0.29	Digital I/O	General purpose I/O	
/2	P0.04	Digital I/O	General purpose I/O	
	AIN0	Analog input	Analog input	
V1	P0.02	Digital I/O	General purpose I/O	
	NFC1	NFC input	NFC antenna connection	



Pin	Name	Function	Description	Recommended usage
W31	SWDCLK	Debug	Serial wire debug clock input for debug and programming	
(2	P0.05	Digital I/O	General purpose I/O	
	AIN1	Analog input	Analog input	
A1	P0.03	Digital I/O	General purpose I/O	
	NFC2	NFC input	NFC antenna connection	
A31	SWDIO	Debug	Serial wire debug I/O for debug and programming	
B2	P0.06	Digital I/O	General purpose I/O	
	AIN2	Analog input	Analog input	
\C1	VDD	Power	Power supply	
C31	nRESET	Reset	Pin RESET with internal pull-up resistor	
D2	P0.07	Digital I/O	General purpose I/O	
	AIN3	Analog input	Analog input	
E1	P1.02	Digital I/O	General purpose I/O	TWI
	TWI	TWI 1 Mbps	High-speed pin for 1 Mbps TWI	
E31	P0.28	Digital I/O	General purpose I/O	
	AIN7	Analog input	Analog input	
F2	P1.03	Digital I/O	General purpose I/O	TWI
	TWI	TWI 1 Mbps	High-speed pin for 1 Mbps TWI	
G1	VDD	Power	Power supply	
G31	N.C.			
H2	P0.08	Digital I/O	General purpose I/O	Trace, SPIM4
	TRACEDATA3	Trace data	Trace buffer TRACEDATA[3]	
	SCK	SCK for SPIM4	Dedicated pin for high-speed SPI	
J1	P0.09	Digital I/O	General purpose I/O	Trace, SPIM4
51	TRACEDATA2	Trace data	Trace buffer TRACEDATA[2]	
	MOSI	MOSI for SPIM4	Dedicated pin for high-speed SPI	
J31	VDD	Power	Power supply	
.K2	P0.10	Digital I/O	General purpose I/O	Trace, SPIM4
	TRACEDATA1	Trace data	Trace buffer TRACEDATA[1]	Hace, St IMI+
	MISO	MISO for SPIM4	Dedicated pin for high-speed SPI	
K4	P0.11	Digital I/O	General purpose I/O	Trace, SPIM4
IN 4	TRACEDATAO	Trace data	Trace buffer TRACEDATA[0]	Trace, SP11014
VC	CSN	CSN for SPIM4	Dedicated pin for high-speed SPI	
К6	P0.12	Digital I/O	General purpose I/O	Trace, SPIM4
	TRACECLK	Trace clock	Trace buffer clock	
	DCX	DCX for SPIM4	Dedicated pin for high-speed SPI	
K8	P0.14	Digital I/O	General purpose I/O	QSPI
	101	IO1 for QSPI	Dedicated pin for Quad SPI	
K10	P0.15	Digital I/O	General purpose I/O	QSPI
	102	IO2 for QSPI	Dedicated pin for Quad SPI	
K12	P0.17	Digital I/O	General purpose I/O	QSPI
	SCK	SCK for QSPI	Dedicated pin for Quad SPI	
K14	P0.18	Digital I/O	General purpose I/O	QSPI
	CSN	CSN for QSPI	Dedicated pin for Quad SPI	
K16	P0.20	Digital I/O	General purpose I/O	
K18	P0.22	Digital I/O	General purpose I/O	
K20	P0.23	Digital I/O	General purpose I/O	
K22	P1.05	Digital I/O	General purpose I/O	
K24	P1.07	Digital I/O	General purpose I/O	
K26	P1.09	Digital I/O	General purpose I/O	
K28	P0.25	Digital I/O	General purpose I/O	
	AIN4	Analog input	Analog input	
K30	P0.27	Digital I/O	General purpose I/O	



Pin	Name	Function	Description	Recommended usage
PIN				Recommended usage
	AIN6	Analog input	Analog input	
AL3	VDD	Power	Power supply	
AL5	P0.13	Digital I/O	General purpose I/O	QSPI
	100	IO0 for QSPI	Dedicated pin for Quad SPI	
AL7	VDD	Power	Power supply	
AL9	P0.16	Digital I/O	General purpose I/O	QSPI
	103	IO3 for QSPI	Dedicated pin for Quad SPI	
AL11	VDD	Power	Power supply	
AL13	P0.19	Digital I/O	General purpose I/O	
AL15	P0.21	Digital I/O	General purpose I/O	
AL17	VDD	Power	Power supply	
AL19	P1.04	Digital I/O	General purpose I/O	
AL21	P1.06	Digital I/O	General purpose I/O	
AL23	P1.08	Digital I/O	General purpose I/O	
AL25	VDD	Power	Power supply	
AL27	P0.24	Digital I/O	General purpose I/O	
AL29	P0.26	Digital I/O	General purpose I/O	
	AIN5	Analog input	Analog input	
Corner pad	S			
A1	N.C.			
A31	N.C.			
AL1	N.C.			
AL31	N.C.			
Bottom of c	hip			
Die pad	VSS	Power	Ground pad. Exposed die pad must be connected to ground (VSS)	
			for proper device operation.	

Table 210: aQFN pin assignments

9.1.2 WLCSP pin assignments




Figure 253: WLCSP pin assignments, top view



AiKa1Ka	Pin	Name	Function	Description	Recommended usage
N3VDDPoerPoerSupplyS5VSCPoerRegular supply decoupingA5USCPoerRegular supply decoupingA5DCCDPoerRegular supply decoupingA5DUSBDA5DCCFPoerRegular supply decoupingA5DCCFPoerRegular supply decoupingA5DCCFPoerRegular supply decoupingA5DCCFPoerRegular supply decoupingA5DCCPoerRegular supply decoupingA5DCCPoerRegular supply decoupingB5DCCPoerRegular supply decoupingB5DCCPoerRourdB5DCCPoerRourdB5DCCPoerRourdB5DCCDCCRegular supply decoupingB5D124 </td <td>A1</td> <td>XC1</td> <td>Analog input</td> <td>Connection for 32 MHz crystal</td> <td></td>	A1	XC1	Analog input	Connection for 32 MHz crystal	
SS VSS Power Ground 04 DCCD Power Regulator supply decoupling. 04 DCD Power BC/DC converter output 0411 D-1 USB USB D- 0412 D+4 USB USB D- 041 D-6 USB USB D- 042 D+7 USB USB D- 043 D-6 Power Regulator supply decoupling. 044 D-6CR Power Regulator supply decoupling. 045 DCCA Power Regulator supply decoupling. 045 DCCA Power Regulator supply decoupling. 040 POWER Regulator supply decoupling. 041 VDD Power Regulator supply decoupling. 041 VDD Power Regulator supply decoupling. 041 VDD Power Regulator supply decoupling. 041 VBD Power Regulator supply decoupling. 041 VDD Power Regulator	42	XC2	Analog input	Connection for 32 MHz crystal	
Process Prover Regulator supply decoupling 90 DCCD Power DCCC convertor output 141 D-C USB USB 0- 142 D+A USB USB 0- 141 DCRF Power Root Opcower supply decoupling 142 USC Power Regulator supply decoupling 143 DCRA Power Regulator supply decoupling 144 DCRA Power Regulator supply decoupling 145 DCA Power Regulator supply decoupling 146 VDD Power Regulator supply decoupling 147 VDD Power Regulator supply decoupling 148 DCA Power Regulator supply decoupling 141 VBD Power Power 142 VBO Power Power 143 VB Power Power 144 BIGB General purpose I/O Power 145 D Igital /O General purpose I/O Power <td>43</td> <td>VDD</td> <td>Power</td> <td>Power supply</td> <td></td>	43	VDD	Power	Power supply	
90DCCDPowerDC/DC converter output111D-USBUSB D-122USBUSB D-131DECRFRowerRolind132VSSPowerGiuind133DECRFPowerRegulator supply decoupling134USDPowerRegulator supply decoupling135DECNPowerRegulator supply decoupling136DECAPowerRegulator supply decoupling137VDDPowerRegulator supply decoupling138DECAPowerRegulator supply decoupling139VSSPowerRegulator supply decoupling1314VBSPowerRegulator supply decoupling1315VDDPowerRegulator supply decoupling1316VDSPowerGiound1317VDSPowerRegulator supply decoupling1318VBSPowerRegulator supply decoupling1318VDSPowerRegulator supply decoupling1319VDSPowerRegulator supply decoupling1310VDSPowerRemeral purpose 1/01311Digital /OGeneral purpose 1/01312VDSPowerSinal-ended antena connection1314Digital /OGeneral purpose 1/01315PilstoDigital /OGeneral purpose 1/01316PLOPowerPower1317DCCHPowerGiound1318POWGeneral purpose 1/0 <t< td=""><td>۹5</td><td>VSS</td><td>Power</td><td>Ground</td><td></td></t<>	۹5	VSS	Power	Ground	
111P-USBUSB P-123P-USBNADD power supply decupling124P-NoverRADD power supply decupling125VSSPowerRegulator supply decupling126DCCPowerRegulator supply decupling127VDCPowerRegulator supply decupling128DCCPowerRegulator supply decupling129VDCPowerRegulator supply decupling120VDCPowerRegulator supply decupling121VDCPowerRegulator supply decupling122VDSPowerRegulator supply decupling123VDFPowerPower124VDFPowerRegulator supply decupling125VDFPowerPower126VDFPowerResult supply decupling127VDFPowerResult suppose //O128VDFPowerGeneral purpose //O129VDFDigiti //OGeneral purpose //O130P114Digiti //OGeneral purpose //O131P114Digiti //OGeneral purpose //O<	47	DECD	Power	Regulator supply decoupling	
NathDefUSBUSB Def13.1DECNFPowerReQuitor surply decoupling13.2VSSPowerReguitor surply decoupling13.4DECNPowerReguitor surply decoupling13.5DECNPowerReguitor surply decoupling14.6DECNPowerReguitor surply decoupling15.7VDOPowerReguitor surply decoupling16.8DECAPowerReguitor surply decoupling17.4VDAPowerReguitor surply decoupling18.10VSSPowerReguitor surply decoupling18.11VBLSPowerReguitor surply decoupling18.12VDDHPowerReguitor surply decoupling18.12VDDHPowerGeneral purpose I/O18.13Digital /OGeneral purpose I/O19.14Digital /OGeneral purpose I/O19.15Digital /OGeneral purpose I/O19.16Digital /OGeneral purpose I/O19.17Digital /OGeneral purpose I/O19.18PowerUSB19.19Digital /OGeneral purpose I/O19.19Digital /OGeneral purpose I/O <trr>19.19<</trr>	۹۹	DCCD	Power	DC/DC converter output	
11 DECR Power RADIO power supply decoupling 12 VSS Power Regulator supply decoupling 12 DECR Power Regulator supply decoupling 13 DECR Power Regulator supply decoupling 14 DECR Power Regulator supply decoupling 15 DECR Power Regulator supply decoupling 16 VDO Power Regulator supply decoupling 17 VDO Power Regulator supply decoupling 18 DECR Power Regulator supply decoupling 19 VDO Power Regulator supply decoupling 110 VDO Power Regulator supply 12 VDS Power Regulator supply 13 Digital //O General purpose //O 14 Digital //O General purpose //O 15 Pi.12 Digital //O General purpose //O 16 Power Second purpose //O 17 Pi.12 Digital //O	11	D-	USB	USB D-	
12 VSS Power Ground 14 DECR Power Regulator supply decoupling 15 DECN Power Regulator supply decoupling 15 DECN Power DDEC convertor output 16 DECA Power Regulator supply decoupling 17 VDD Power Regulator supply decoupling 18 DECA Power Regulator supply decoupling 190 VSS Power Ground 110 VBD Power Ground 121 VBD Power Ground 122 VDS Power Ground 123 VDS Power Ground 124 VBD Dever Power 125 Polat Digital //O General purpose //O 126 P1.12 Digital //O General purpose //O 127 P1.12 Digital //O General purpose //O 128 P1.14 Digital //O General purpose //O <tr< td=""><td>12</td><td>D+</td><td>USB</td><td>USB D+</td><td></td></tr<>	12	D+	USB	USB D+	
A4 DECR Power Regulator supply decouping DECN Power Regulator supply decouping DCC Power Regulator supply decouping B6 DCC Power Regulator supply decouping B10 DECA Power Regulator supply decouping B11 VBUS Power Power supply B11 VBUS Power Power B12 VDDH Power Orour supply B13 Power Power Power B13 Digital //O General purpose I/O Power B14 Dictors Gower purpose I/O	81	DECRF	Power	RADIO power supply decoupling	
DECN Power Regulator supply decouping 66 DCC Power DCC/C converter output 77 VDD Power Power supply 199 VSS Power Regulator supply decouping 190 VSS Power Power supply 111 VBUS Power Power supply 122 VDD Power Power supply 123 VDD Power Power supply 124 VDD Power Power supply 124 VSS Power Ground 124 VDD Power Ground 124 VSS Power Ground 124 VSS Power Ground 125 Digital /O General purpose /O Ground 126 P1.13 Digital /O General purpose /O 121 Digital /O General purpose /O Ground 122 VD Power Single-end purpose /O 1210 Digital /O	32	VSS	Power	Ground	
BCC Power PC/DC converter output 17 VDD Power Power supply 18 DECA Power Regulator supply decoupling 18 DECA Power Grund 110 VDD Power Grund 111 VBD Power Power supply 122 VSS Power Power supply 124 VDD Power Ground 125 P0.31 Digital //O General purpose //O 126 P1.13 Digital //O General purpose //O 127 P1.12 Digital //O General purpose //O 128 P1.34 Digital //O General purpose //O 129 P1.42 Digital //O General purpose //O 121 P1.43 Digital //O General purpose //O 122 VDD Power Po/C/C converter output 123 P0.40 Power Po/C/C converter output 124 P1.00 Digital //O General purpose //O	34	DECR	Power	Regulator supply decoupling	
VDD Power Power supply 88 DECA Power Regulator supply decoupling 99 VSS Power Ground 90 VSS Power Ground 110 VBO Power Power supply 111 VBUS Power Power supply 112 VDOH Power Ground 124 VDOH Power Ground 125 P0.31 Digital //O General purpose //O 126 P1.12 Digital //O General purpose //O 127 P1.23 Digital //O General purpose //O 128 P1.34 Digital //O General purpose //O 129 P1.41 Digital //O General purpose //O 120 RPLA Digital //O General purpose //O 121 PU Digital //O General purpose //O 121 PU Power Supply 121 VD Power Supply 122 VD <td>5</td> <td>DECN</td> <td>Power</td> <td>Regulator supply decoupling</td> <td></td>	5	DECN	Power	Regulator supply decoupling	
BR DECA Power Regulator supply decoupling 19 VSS Power Ground 130 VDD Power Powersupply 131 VDDH Power Powersupply 132 VDDH Power Ground 132 VDDH Power General purpose (/O 134 D310 Digital (/O General purpose (/O 135 P113 Digital (/O General purpose (/O 136 P113 Digital (/O General purpose (/O 137 P122 Digital (/O General purpose (/O 138 P113 Digital (/O General purpose (/O 139 P144 Digital (/O General purpose (/O 130 P145 Digital (/O General purpose (/O 131 P114 Digital (/O General purpose (/O 131 P100 Digital (/O General purpose (/O 131 P100 Digital (/O General purpose (/O 131 PO24 Digita	36	DCC	Power	DC/DC converter output	
9 VSS Power Ground 110 VDD Power Power supply 111 VBUS Power Power supply 112 VDD Power Power supply 114 VBUS Power Power supply 114 VBUS Power Ground 114 VBUS Power Ground 115 VSS Power Ground 116 Digital I/O General purpose I/O 117 Digital I/O General purpose I/O 118 Digital I/O General purpose I/O 119 P1.13 Digital I/O General purpose I/O 110 DECUSB Power US 3.3 V regulator supply decoupling 111 DECUSB Power US 3.3 V regulator supply decoupling 112 VDD Power Ground 114 DECUSB Power Ground 115 Digital I/O General purpose I/O 116 DC/H Power Ground	37	VDD	Power	Power supply	
NDD Power Power supply NUL Power Power supply NDL Power Power supply NDL Power Power supply NDL Power Ground NDL Power Ground NDL Power Ground NDL Digital /O General purpose /O NDL Power S3 3 Y regulator supply decoupling NDL Power S3 3 Y regulator supply decoupling NDL Power S90 NDL Power S90 NDL Power General purpose /O NDL Power General purpose /O NDL Power General purpose /O <td>88</td> <td>DECA</td> <td>Power</td> <td>Regulator supply decoupling</td> <td></td>	88	DECA	Power	Regulator supply decoupling	
111VBUSPowerPower122VDDHPowerPower supply123VDDHPowerGround124VSSPowerGround125P0.31Digital //OGeneral purpose //O126P1.11Digital //OGeneral purpose //O127P1.12Digital //OGeneral purpose //O128P1.13Digital //OGeneral purpose //O129P1.14Digital //OGeneral purpose //O110P1.15Digital //OGeneral purpose //O111DECUSBPowerUSB 3.3 V regulator supply decoupling112VDDPowerVore vore supply113DECUSBPowerOC/DC converter output114Digital //OGeneral purpose //O115Digital //OGeneral purpose //O116PO.20Digital //O117DCCHPowerOC/DC converter output118PO.21Digital //OGeneral purpose //O119DC/CPowerGround110Digital //OGeneral purpose //O111DCCHPowerGround112VSSPowerGround113Digital //OGeneral purpose //O114P1.00Digital //OGeneral purpose //O115Digital //OGeneral purpose //O116VSSPowerGround117VSSPowerGround118VSDDDigital //OGeneral purpose //O<	9	VSS	Power	Ground	
NBUS Power VDDH Power VDDH Power VDA Power VSS Power P0.30 Digital //O Som P1.13 Digital //O General purpose //O Som P1.14 Digital //O General purpose //O Som P1.14 Digital //O General purpose //O Som P1.14 Digital //O General purpose //O Som Power VD Power VD Power VD Power Power Songle-ended antenna connection VS Power Power Power supply VD Power Power Ground Son Power Son Power Sonund General purpos			Power	Power supply	
112 VDPI Power PowersupPy 24 VSS Power Ground 24 VSS Power Ground 24 PO30 Digital //O General purpose //O 25 P0.31 Digital //O General purpose //O 25 P1.11 Digital //O General purpose //O 27 P1.12 Digital //O General purpose //O 28 P1.13 Digital //O General purpose //O 29 P1.14 Digital //O General purpose //O 201 P1.15 Digital //O General purpose //O 202 P1.14 Digital //O General purpose //O 203 P1.15 Digital //O General purpose //O 204 PLOSP Power D/O/C converter output 205 Power D/O/C converter output Digital //O 206 PO29 Digital //O General purpose //O 207 VSS Power D/O/C converter output 208 PO29					
22 VSS Power Ground 44 P0.30 Digital I/O General purpose I/O 55 P0.31 Digital I/O General purpose I/O 56 P1.11 Digital I/O General purpose I/O 56 P1.12 Digital I/O General purpose I/O 57 P1.12 Digital I/O General purpose I/O 59 P1.14 Digital I/O General purpose I/O 50 P1.14 Digital I/O General purpose I/O 510 P1.15 Digital I/O General purpose I/O 511 DECUSB Power USB 3.3 Y regulator supply decoupling 512 VD Power Power supply 510 POLC Power C/Oc converter output 511 Digital I/O General purpose I/O 511 DCH Power Ground 512 VSS Power Ground 513 VSS Power Ground 514 VSS Power Ground <					
A4 P0.30 Digital //O General purpose I/O 55 P0.31 Digital //O General purpose I/O 56 P1.11 Digital //O General purpose I/O 57 P1.12 Digital //O General purpose I/O 58 P1.31 Digital //O General purpose I/O 59 P1.44 Digital //O General purpose I/O 50 P1.44 Digital //O General purpose I/O 510 P1.45 Digital //O General purpose I/O 511 DECUSB Power USB 3.3 Y regulator supply decoupling 511 DECUSB Power Single-ended antenna connection 511 DECUS Power Osglat //O 511 DECH Power Osglat //O 512 VSS Power Ground 513 Nalog input Analog input Analog input 514 VSS Power Ground 514 VSS Power Ground 514 VSS <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
P0.31 Digital //O General purpose //O 66 P1.11 Digital //O General purpose //O 7.7 P1.12 Digital //O General purpose //O 7.8 P1.13 Digital //O General purpose //O 7.9 P1.14 Digital //O General purpose //O 7.0 P1.15 Digital //O General purpose //O 7.10 P1.15 Digital //O General purpose //O 7.11 DECUSB Power USB 3.3 V regulator supply decoupling 7.11 DECUSB Power Digital //O General purpose //O 7.11 DECUSB Power Digital //O General purpose //O 7.11 DCCH Power Ground Ground 7.12 VSS Power Ground General purpose //O 7.13 NO2 Power Ground Ground 7.14 VSS Power Ground General purpose //O 7.15 VSS Power Ground Ground <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
B11 bigital //O General purpose //O P1.12 Digital //O General purpose //O B3 P1.13 Digital //O General purpose //O B3 P1.14 Digital //O General purpose //O B3 P1.14 Digital //O General purpose //O B3 P1.14 Digital //O General purpose //O B4 Digital //O General purpose //O D5 Digital //O Single-ended antenna connection D4 NT RF Single-ended antenna connection D5 VDD Power Do/C/D Converte output D6 Power Digital //O General purpose //O D11 DCCH Power Conund D2 VD Dover O/D D12 D2.9 Digital //O General purpose //O D13 DCCH Power Ground D2 ND2 Digital //O General purpose //O D14 ND3 Digital //O General purpose //O D15 ND3 Power Ground D2 ND4 Power Ground D3 Power Ground General purpose //O D3 ND4 Power			-		
7P1.12Digital //OGeneral purpose //O88P1.13Digital //OGeneral purpose //O9P1.14Digital //OGeneral purpose //O100P1.15Digital //OGeneral purpose //O111DECUSBPowerUSB 3.3 V regulator supply decoupling112ANTRFSingle-ended antenna connection113DCCHPowerPower supply114DCCHPowerDecurpose //O115DCCHPowerDecurpose //O116DCCHPowerDc/DC converter output117DCCHPowerGround118DCCHPowerGround119D100Digital //OGeneral purpose //O111DCCHPowerGround112VSSPowerGround114NT7Analog inputAnalog input115VSSPowerGround116VSSPowerGround117VSSPowerGround118VSSPowerGround119VDI0PowerPowersupply111SVDI0DebugSerial wire debug //O for debug and programming119SVDI0DebugSerial wire debug //O for debug and programming119VDSPowerGround119VSSPowerGround119VSSPowerGround119VSSPowerGround120VSSPowerGround <td></td> <td></td> <td></td> <td></td> <td></td>					
8 P1.3 Digital //O General purpose //O 9 P1.14 Digital //O General purpose //O 100 P1.15 Digital //O General purpose //O 111 DECUSB Power USB 3.3 Y regulator supply decoupling 111 ANT RF Single-ended antenna connection 112 VDD Power Decoration supply decoupling 113 DCCUS Power Decoration supply 114 ANT RF Single-ended antenna connection 115 VDD Power Decoration supply 110 PLO Power Decoration supply 111 DCCH Power Ground 112 VSS Power Ground 113 NI7 Analog input Analog input 114 Pl.10 Digital //O General purpose //O 115 VSS Power Ground 116 VSS Power Ground 117 VDD Power Gr			-		
9 P1.14 Digital I/O General purpose I/O 110 P1.15 Digital I/O General purpose I/O 111 DECUSB Power USB 3.3 V regulator supply decoupling 111 DECUSB Power USB 3.3 V regulator supply decoupling 112 VDD Power Power supply 113 DCCH Power Doct converter output 114 DCCH Power DC/DC converter output 115 VSS Power Ground 114 DC29 Digital I/O General purpose I/O 115 VSS Power Ground 116 P0.28 Digital I/O General purpose I/O 115 VSS Power Ground 116 P1.10 Digital I/O General purpose I/O 115 VSS Power Ground 116 VSS Power Ground 117 VSS Power Ground 118 VDD Power Ground			-		
11P1.15Digital I/OGeneral purpose I/O11DECUSBPowerUSB 3.3 V regulator supply decoupling12ANTRFSingle-ended antenna connection12VDDPowerPower supply120VDDDigital I/OGeneral purpose I/O121DCCHPowerDC/DC converter output122VSSPowerGround123P0.29Digital I/OGeneral purpose I/O124P0.29Digital I/OGeneral purpose I/O125P0.28Digital I/OGeneral purpose I/O126P1.00Digital I/OGeneral purpose I/O127VSSPowerGround128P1.01Digital I/OGeneral purpose I/O129VSSPowerGround129VSSPowerGround129VSSPowerGround120VSSPowerGround121VDDPowerGeneral purpose I/O121SWDIODigital I/OGeneral purpose I/O121SWDIODigital I/OGeneral purpose I/O121SSPowerGround121SWDIODigital I/OGeneral purpose I/O122SWDICKDigital I/OGeneral purpose I/O123SSPowerGround124SSPowerGround125SSPowerGround126VSSPowerGround127VSSPowerGrou			-		
PartialDecuSBPowerUSB 3.3 V regulator supply decouplingP11ANTRFSingle-ended antenna connectionP22VDDPowerPower supplyP23VDDDigital I/OGeneral purpose I/OP24DC/HPowerDc/Oc converter outputP25VSSPowerGroundP26P0.29Digital I/OGeneral purpose I/OP27VSSPowerGroundP28P0.29Digital I/OGeneral purpose I/OP33P0.28Digital I/OGeneral purpose I/OP34N107Analog inputAnalog inputP34N108Digital I/OGeneral purpose I/OP35PowerGroundGroundP36VSSPowerGroundP37VSSPowerGroundP38VSSPowerGroundP31Digital I/OGeneral purpose I/OP31DyDPowerGroundP31VSSPowerGroundP31VSSPowerGroundP33P1.01DelugSerial wire debug I/O for debug and programmingP34VSSPowerGroundP35VSSPowerGroundP34VSSPowerGroundP34VSSPowerGroundP34VSSPowerGroundP35VSSPowerGroundP34VSSPowerGroundP34VSSPowerGrou					
ANTRFSingle-ended antenna connection02VDDPowerPower supply030P1.00Digital I/OGeneral purpose I/O0410DCCHPowerDC/DC converter output0412VSSPowerGround0413P0.29Digital I/OGeneral purpose I/O0414P0.28Digital I/OGeneral purpose I/O0415P0.28Digital I/OGeneral purpose I/O0416D110Digital I/OGeneral purpose I/O0417Analog inputAnalog input0418VSSPowerGround0419Digital I/OGeneral purpose I/O0419Digital I/OGeneral purpose I/O0419PowerGround0420PowerGround0430PowerGround0440PowerPower supply0441VDDPower0451PowerPower supply0451SvDDCLKDelug0451PowerGround0451PowerGround0451Digital I/OGeneral purpose I/O0451SvDDCLKDelug0451PowerGround0451PowerGround0451PowerGround0451PowerGround0451PowerGround0451PowerGround0451PowerGround0451PowerGround0451PowerGround0451			-		
AugPowerPower supply2100P1.00Digital I/OGeneral purpose I/O2111DCCHPowerDC/D Converter output2122VSSPowerGround223P0.29Digital I/OGeneral purpose I/O234P0.28Digital I/OGeneral purpose I/O235P1.10Digital I/OGeneral purpose I/O246P1.10Digital I/OGeneral purpose I/O256VSSPowerGround267VSSPowerGround278VSSPowerGround279VSSPowerGround280VSSPowerGround281VSSPowerGround283VSSPowerGround284VSSPowerGround285PowerGround284VSDIODebugSerial wire debug I/O for debug and programming284VSDIODebugSerial wire debug I/O for debug and programming285PowerGround286VSSPowerGround287VSSPowerGround288VSSPowerGround289VSSPowerGround280VSSPowerGround281VSSPowerGround284VSSPowerGround285PowerGround286VSSPowerGround287PowerGround288VS					
NumberPi.00Digital I/OGeneral purpose I/ODCCHPowerDC/DC converter outputD12VSSPowerGroundD2P0.29Digital I/OGeneral purpose I/OAIN7Analog inputAnalog inputAIN7Digital I/OGeneral purpose I/OVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVIDOPowerPower supplyVIDDebugSerial wire debug I/O for debug and programmingVSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVSSPowerGroundVS					
DCCHPowerDC/DC converter outputD11DCCHPowerGroundD12VSSPowerGroundD13VSSDigital I/OGeneral purpose I/OD14Nalog inputAnalog inputAnalog inputAnalog inputAnalog inputAnalog inputAnalog VSSPowerGroundS4P1.10Digital I/OGeneral purpose I/OS5VSSPowerGroundS6VSSPowerGroundS7VSSPowerGroundS8VSSPowerGroundS10P1.01Digital I/OGeneral purpose I/OS11VDDPowerGroundS12SWDIODebugSerial wire debug I/O for debug and programmingS13P1.08Digital I/OGeneral purpose I/OS14VSSPowerGroundS15VSSPowerGroundS16VSSPowerGroundS17VSSPowerGroundS18VSSPowerGroundS19PL08PowerGroundS11PowerGroundS14PowerGroundS15PowerGroundS16VSSPowerS17VSSPowerS18PowerGroundS19PowerGroundS19PowerGroundS19PowerGroundS19PowerGroundS10Power </td <td></td> <td></td> <td></td> <td></td> <td></td>					
N22VSSPowerGround22P0.29Digital I/OGeneral purpose I/O23P0.28Digital I/OGeneral purpose I/O24P1.10Digital I/OGeneral purpose I/O25VSSPowerGround26VSSPowerGround27VSSPowerGround28VSSPowerGround29VSSPowerGround20VSSPowerGround21VSSPowerGround21VSSPowerGround21VSSPowerGround21VSSPowerGround21VSSPowerGround21VSSPowerGround21VDIDeligi I/OGeneral purpose I/O21VSSPowerGround21VSDDeligi I/OGeneral purpose I/O22VSDLKDeligi I/OGeneral purpose I/O23VSSPowerGround24VSSPowerGround25VSSPowerGround26VSSPowerGround27VSSPowerGround28VSSPowerGround29VSSPowerGround20NoticePowerGround20NoticePowerGround20NoticePowerGround21NoticePowerGround22			-		
22P0.29Digital I/OGeneral purpose I/OB0.28Digital I/OGeneral purpose I/OAIN7Analog inputAnalog input44P1.10Digital I/OGeneral purpose I/O55VSSPowerGround66VSSPowerGround77VSSPowerGround78VSSPowerGround79VSSPowerGround70VSSPowerGround71VSSPowerGround71VD1PowerGeneral purpose I/O71SVSIOPowerGeneral purpose I/O71VD1Digital I/OGeneral purpose I/O72SVDIODebugSerial wire debug I/O for debug and programming73SVDLKDigital I/OGeneral purpose I/O74VSSPowerGround75VSSPowerGround76VSSPowerGround77VSSPowerGround78VSSPowerGround79VSSPowerGround70VSSPowerGround71VSSPowerGround72VSSPowerGround73VSSPowerGround74VSSPowerGround75VSSPowerGround76VSSPowerGround77VSSPowerGround78VSSPower<					
P0.28P0.28Digital I/OGeneral purpose I/OAIN7Analog inputAnalog input44P1.10Digital I/OGeneral purpose I/O55VSSPowerGround66VSSPowerGround77VSSPowerGround88VSSPowerGround810P1.01Digital I/OGeneral purpose I/O811VDDPowerGround812VSSPowerGround813VSSPowerGround814VDDDigital I/OGeneral purpose I/O814VDDDebugSerial wire debug I/O for debug and programming815SWDIODebugSerial wire debug I/O for debug and programming816VSSPowerGround817VSSPowerGround818VSSPowerGround819VSSPowerGround810VSSPowerGround811VSSPowerGround812VSSPowerGround813VSSPowerGround814VSSPowerGround815StatuPowerGround816VSSPowerGround817VSSPowerGround818VSSPowerGround819Po.5Digital I/OGeneral purpose I/O810Po.5Digital I/OGeneral purpose I/O811Power <td< td=""><td></td><td></td><td></td><td></td><td></td></td<>					
AlN7Analog inputAnalog input44P1.10Digital I/OGeneral purpose I/O55VSSPowerGround66VSSPowerGround77VSSPowerGround88VSSPowerGround81VSSPowerGround82VSSPowerGround83VSSPowerGround84VSSPowerGeneral purpose I/O84VSSPowerGeneral purpose I/O84VDDPowerPower supply84SVDCLKDebugSerial wire debug I/O for debug and programming85VSSPowerGeneral purpose I/O86VSSPowerGround87VSSPowerGround86VSSPowerGround87VSSPowerGround88VSSPowerGround88VSSPowerGround88VSSPowerGround89VSSPowerGround80VSSPowerGround81VSSPowerGround82VSSPowerGround83VSSPowerGeneral purpose I/O84VSSPowerGround85PowerGround86VSSPower87VSSPower88VSSPower89PostGeneral purpose I/O89 <t< td=""><td></td><td></td><td>- .</td><td></td><td></td></t<>			- .		
AddP1.10Digital I/OGeneral purpose I/O44.4P1.10PowerGround45.5VSSPowerGround46.6VSSPowerGround47.7VSSPowerGround48.8VSSPowerGround49.0PowerGround41.0Digital I/OGeneral purpose I/O41.1VDDPowerPower supply41.1SWDIODebugSerial wire debug I/O for debug and programming42.2SWDCLKDebugSerial wire debug clock input for debug and programming43.3P1.08Digital I/OGeneral purpose I/O43.4VSSPowerGround43.4VSSPowerGround44.5VSSPowerGround45.6VSSPowerGround47.4VSSPowerGround48.4VSSPowerGround49.5PowerGround49.6PowerGround49.7NSSPower49.8VSSPower49.9Power I/O49.0Ground49.0Power I/O49.0Ground49.0Power I/O49.0Ground49.0Power I/O49.0Ground49.0Power I/O49.0Ground49.0Ground49.0Ground49.0Ground49.0Ground49.0Ground </td <td>:3</td> <td></td> <td>•</td> <td></td> <td></td>	:3		•		
S5VSSPowerGround66VSSPowerGround77VSSPowerGround88VSSPowerGround81VSSPowerGround81VD1Digital /OGreeral purpose I/O81VD2PowerPower supply82SWDLKDebugSerial wire debug I/O for debug and programming83VSSPowerGreeral purpose I/O84VSSPowerGreeral purpose I/O85VSGPowerGreeral purpose I/O86VSSPowerGround87VSSPowerGround88VSSPowerGround89VSSPowerGround81VSSPowerGround82VSSPowerGround84VSSPowerGround85PowerGround84VSSPower85PowerGround84VSSPower85PowerGround84VSSPower85PowerGround84VSSPower85PowerGround84VSSPower85PowerGround86PowerPower87PowerPower88PowerPower89PowerPower80PowerPower80PowerPower81Pow					
K6VSSPowerGroundK7VSSPowerGroundK8VSSPowerGroundK8VSSPowerGroundK10Digital /OGeneral purpose I/OK11VDDPowerPower supplyK12SWDOLKDebugSerial wire debug I/O for debug and programmingK13VSSDigital /OGeneral purpose I/OK14VSSDebugGeneral purpose I/OK15VSSPowerGroundK16VSSPowerGroundK17VSSPowerGroundK18VSSPowerGroundK19PostGroundK19Po			-		
ArrowVSSPowerGround88VSSPowerGround81VSSPowerGround81P101Digital /OGeneral purpose /O81VDDPowerPower supply81SWDCADebugSerial wire debug /IO for debug and programming82VSCADebugGeneral purpose /O83P1.08Digital /OGeneral purpose /O84VSSPowerGround85VSGPowerGround84VSSPowerGround85PowerGround84NSPowerGround84NSPowerGround84NSPowerGround84NSPowerGround84NSPowerGround84NSPowerGround84NSPowerGround84NSPowerGround84NSPowerGround84NSPowerGround84NSPowerGround84NSPowerGround85PowerPowerGround84PowerPower85PowerPower86PowerPower87PowerPower88PowerPower89PowerPower89PowerPower80PowerPower80PowerPower<					
88VSSPowerGround810P1.01Digital /OGeneral purpose /O811.00PowerPower supply811.01VDDPowerSerial wire debug //O for debug and programming812.02SWDCLKDebugSerial wire debug clock input for debug and programming82.03P1.08Digital /OGeneral purpose I/O83.04VSSPowerGround84.04VSSPowerGround87.04VSSPowerGround88.04VSSPowerGround89.05PowerGround89.04PowerGround89.05Powe					
10P1.01Digital /OGeneral purpose /O11VDDPowerPower supply11SWDIODebugSerial wire debug /O for debug and programming2SWDCLKDebugSerial wire debug clock input for debug and programming3P1.08Digital /OGeneral purpose /O5VSSPowerGround6VSSPowerGround7VSSPowerGround8VSSPowerGround8VSSPowerGround9PoserGround9NosPower9PoserGround9NosPower9PoserGround9NosPower9PoserGround9NosPower9PowerGround9PoserGround9PoserGround9PoserGround9PoserGround9PoserGround9PoserGround9PoserGround9PoserGround9PoserGround9PoserPoser9PoserPoser9PoserPoser9PoserPoser9PoserPoser9PoserPoser9PoserPoser9PoserPoser9PoserPoser9Pose					
X11VDDPowerPower supplyX11VDDDebugSerial wire debug I/O for debug and programmingX2SWDIODebugSerial wire debug clock input for debug and programmingX2SWDCLKDebugGeneral purpose I/OX3P1.08Digital I/OGeneral purpose I/OX5PowerGroundX6VSSPowerX7VSSPowerX8VSSPowerX9PowerGroundX9PowerGrou					
SWDIODebugSerial wire debug I/O for debug and programming21SWDLKDebugSerial wire debug clock input for debug and programming23P1.08Digital I/OGeneral purpose I/O25VSSPowerGround26VSSPowerGround27VSSPowerGround28VSSPowerGround29PowerGround20PowerGround20PowerGround21NSSPower22AlN1Analog input			- ·		
22SWDCLKDebugSerial wire debug clock input for debug and programming23P1.08Digital I/OGeneral purpose I/O25VSSPowerGround26VSSPowerGround27VSSPowerGround28VSSPowerGround29PowerGround20PowerGround21PowerGround21Po.05Digital I/O21Analog inputAnalog input					
P1.08Digital I/OGeneral purpose I/O55VSSPowerGround76VSSPowerGround77VSSPowerGround88VSSPowerGround100P0.05Digital I/OGeneral purpose I/OAIN1Analog inputAnalog input			-		
5 VSS Power Ground 6 VSS Power Ground 7 VSS Power Ground 8 VSS Power Ground 10 P0.05 Digital I/O General purpose I/O AIN1 Analog input Analog input			-		
64 VSS Power Ground 7 VSS Power Ground 8 VSS Power Ground 10 Post Digital /O General purpose I/O AIN1 Analog input Analog input			Digital I/O	General purpose I/O	
7 VSS Power Ground 8 VSS Power Ground 10 P0.05 Digital I/O General purpose I/O AIN1 Analog input Analog input	5	VSS	Power	Ground	
8 VSS Power Ground 10 P0.05 Digital I/O General purpose I/O AIN1 Analog input Analog input	6	VSS	Power	Ground	
10 P0.05 Digital I/O General purpose I/O AIN1 Analog input Analog input	7	VSS	Power	Ground	
AIN1 Analog input Analog input	8	VSS	Power	Ground	
	10	P0.05	Digital I/O	General purpose I/O	
P0.00 Digital I/O General purpose I/O		AIN1	Analog input	Analog input	
	11	P0.00	Digital I/O	General purpose I/O	



Pin	Name	Function	Description	Recommended usage
	XL1	Analog input	Connection for 32 kHz crystal	
12	P0.01	Digital I/O	General purpose I/O	
	XL2	Analog input	Connection for 32 kHz crystal	
62	nRESET	Reset	Pin RESET with internal pull-up resistor	
63	P1.07	Digital I/O	General purpose I/O	
65	AVSS	Power	Ground	
66	VSS	Power	Ground	
67	VSS	Power	Ground	
68	VSS	Power	Ground	
610	P0.04	Digital I/O	General purpose I/O	
	AIN0	Analog input	Analog input	
611	P0.02	Digital I/O	General purpose I/O	
	NFC1	NFC input	NFC antenna connection	
11	P0.27	Digital I/O	General purpose I/O	
	AIN6	Analog input	Analog input	
12	P1.09	Digital I/O	General purpose I/O	
13	P0.23	Digital I/O	General purpose I/O	
110	P0.06	Digital I/O	General purpose I/O	
	AIN2	Analog input	Analog input	
111	VDD	Power	Power supply	
112	P0.03	Digital I/O	General purpose I/O	
	NFC2	NFC input	NFC antenna connection	
2	P0.26	Digital I/O	General purpose I/O	
	AIN5	Analog input	Analog input	
3	P1.06	Digital I/O	General purpose I/O	
4	P0.21	Digital I/O	General purpose I/O	
5	P0.19	Digital I/O	General purpose I/O	
6	P0.12	Digital I/O	General purpose I/O	
	TRACECLK	Trace clock	Trace buffer clock	
	DCX	DCX for SPIM4	Dedicated pin for high-speed SPI	
7	P0.11	Digital I/O	General purpose I/O	Trace, SPIM4
	TRACEDATA0	Trace data	Trace buffer TRACEDATA[0]	
	CSN	CSN for SPIM4	Dedicated pin for high-speed SPI	
8	P0.10	Digital I/O	General purpose I/O	Trace, SPIM4
	TRACEDATA1	Trace data	Trace buffer TRACEDATA[1]	
	MISO	MISO for SPIM4	Dedicated pin for high-speed SPI	
9	P0.09	Digital I/O	General purpose I/O	Trace, SPIM4
	TRACEDATA2	Trace data	Trace buffer TRACEDATA[2]	
	MOSI	MOSI for SPIM4	Dedicated pin for high-speed SPI	
10	P0.07	Digital I/O	General purpose I/O	
	AIN3	Analog input	Analog input	
11	P1.02	Digital I/O	General purpose I/O	TWI
	TWI	TWI 1 Mbps	High-speed pin for 1 Mbps TWI	
(1	VDD	Power	Power supply	
(2	P0.24	Digital I/O	General purpose I/O	
3	P1.04	Digital I/O	General purpose I/O	
(4	P0.22	Digital I/O	General purpose I/O	
5	P0.20	Digital I/O	General purpose I/O	
6	AVSS	Power	Ground	
(7	P0.18	Digital I/O	General purpose I/O	QSPI
	CSN	CSN for QSPI	Dedicated pin for Quad SPI	
(8	P0.16	Digital I/O	General purpose I/O	QSPI
	103	IO3 for QSPI	Dedicated pin for Quad SPI	



Pin	Name	Function	Description	Recommended usage
К9	P0.14	Digital I/O	General purpose I/O	QSPI
	101	IO1 for QSPI	Dedicated pin for Quad SPI	
K10	P0.13	Digital I/O	General purpose I/O	QSPI
	100	IO0 for QSPI	Dedicated pin for Quad SPI	
K11	AVSS	Power	Ground	
K12	P1.03	Digital I/O	General purpose I/O	TWI
	TWI	TWI 1 Mbps	High-speed pin for 1 Mbps TWI	
L1	P0.25	Digital I/O	General purpose I/O	
	AIN4	Analog input	Analog input	
L3	P1.05	Digital I/O	General purpose I/O	
L5	VDD	Power	Power supply	
L7	P0.17	Digital I/O	General purpose I/O	QSPI
	SCK	SCK for QSPI	Dedicated pin for Quad SPI	
L9	P0.15	Digital I/O	General purpose I/O	QSPI
	102	IO2 for QSPI	Dedicated pin for Quad SPI	
L11	VDD	Power	Power supply	
L12	P0.08	Digital I/O	General purpose I/O	Trace, SPIM4
	TRACEDATA3	Trace data	Trace buffer TRACEDATA[3]	
	SCK	SCK for SPIM4	Dedicated pin for high-speed SPI	

Table 211: WLCSP pin assignments


9.2 Mechanical specifications

The mechanical specifications for the packages show the dimensions in millimeters.

9.2.1 aQFN94 7 x 7 mm package

Dimensions in millimeters for the aQFN94 7 x 7 mm package.







SIDE VIEW




	Α	A1	A2	A3	b	b1	D, E	e	e1	e2	J	К
Min.		0.02			0.15						5.3	4.9
Nom.		0.05	0.675	0.13	0.20	0.4	7.00	0.4	2.8	0.447	5.4	5.0
Max.	0.85	0.08			0.25						5.5	5.1

Table 212: aQFN94 dimensions in millimeters

9.2.2 WLCSP package

Dimensions in millimeters for the WLCSP package.







SIDE VIEW

Figure 255: WLCSP 4.4 x 4.0 mm package

	Α	A1	A3	b	D	E	D2	E2	e	К	L
Min.	0.361	0.095	0.244	0.12							
Nom.	0.404		0.269		4.390	3.994	3.85	3.5	0.35	1.75	1.925
Max.	0.447	0.125	0.294	0.18							

Table 213: WLCSP dimensions in millimeters

9.3 Reference circuitry

To ensure good RF performance when designing PCBs, it is highly recommended to use the PCB layouts and component values provided by Nordic Semiconductor.

Documentation for the different package reference circuits, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from www.nordicsemi.com.

In this section, there is a reference circuit for QKAA aQFN94, showing the components and component values to support on-chip features in a design.

Some general guidance is summarized here:

- External supply from VDD is only available when power is supplied to VDDH.
- When supplying power from a USB source only, VBUS pin must be connected to VDDH pin if USB is to be used.
- Components required for DC/DC function are only needed if DC/DC mode is enabled for that regulator.
- NFC can be used in any configuration.
- USB can be used in any configuration as long as VBUS is supplied by the USB host.
- The schematics include an optional, but recommended, series resistor on the USB supply for improved immunity to transient over-voltage during VBUS connection.



Config no.	Supply configura	ation	Enabled featu	oled features				
	VDDH	VDD	EXTSUPPLY	DCDC on VREGH	DCDC on VREGMAIN and VREGRADIO	USB	NFC	
Config. 1	Battery/Ext. regulator	N/A	Yes	Yes	Yes	Yes	No	
Config. 2	N/A	Battery/Ext. regulator	No	No	No	Yes	Yes	
Config. 3	N/A	Battery/Ext. regulator	No	No	Yes	No	No	
Config. 4	USB (VDDH = VBUS)	N/A	No	No	No	Yes	No	

Table 214: Circuit configurations for QKAA aQFN94

Config no.	Supply configura	ation	Enabled featu	atures				
	VDDH	VDD	EXTSUPPLY	DCDC on VREGH	DCDC on VREGMAIN and VREGRADIO	USB	NFC	
Config. 1	Battery/Ext. regulator	N/A	Yes	Yes	Yes	Yes	No	
Config. 2	N/A	Battery/Ext. regulator	No	No	No	Yes	Yes	
Config. 3	N/A	Battery/Ext. regulator	No	No	Yes	No	No	
Config. 4	USB (VDDH = VBUS)	N/A	No	No	No	Yes	No	

Table 215: Circuit configurations for CLAA WLCSP

9.3.1 Circuit configuration no. 1 for QKAA aQFN94

Circuit configuration number 1 for QKAA aQFN94 is showing the schematic and the bill of materials table.

Config no.	Config no. Supply configuration		Enabled featu	Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDC on VREGH	DCDC on VREGMAIN and VREGRADIO	USB	NFC		
Config. 1	Battery/Ext. regulator	N/A	Yes	Yes	Yes	Yes	No		

Table 216: Configuration summary for circuit configuration no. 1






Figure 256: Circuit configuration no. 1 schematic

Note: For PCB reference layouts, see the product page for the nRF5340 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1	0.7 pF	Capacitor, NP0, ±0.05 pF	0201
C2, C3, C5, C7, C16	1.0 μF	Capacitor, X7S, ±10%	0402
C4	2.2 nF	Capacitor, X7R, ±10%	0201
C6, C8, C9, C10, C11, C12, C13, C14, C15	100 nF	Capacitor, X7S, ±10%	0201
C17, C20	4.7 μF	Capacitor, X7S, ±10%	0603
C18	4.7 μF	Capacitor, X7R, ±10%	0603
C19	2.2 μF	Capacitor, X7R, ±10%	0603
C21	N.C.	Not mounted	0201
L1	2.2 nH	High frequency chip inductor, ±5%	0201
L2, L3	10 μΗ	Inductor, 50 mA, ±20%	0603
L4	10 µH	Inductor, 80 mA, ±20%	0603
R1	2.2 Ω	Resistor, ±1%, 0.05 W	0201
U1	nRF5340- QKAA	Multiprotocol Bluetooth Low Energy, IEEE 802.15.4, ANT, and 2.4GHz proprietary System on Chip	AQFN-94
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±30 ppm. For frequency tolerance requirements, see 32 MHz crystal oscillator (HFXO) on page 98.	XTAL_2016
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 217: Bill of material for circuit configuration no. 1


9.3.2 Circuit configuration no. 2 for QKAA aQFN94

Circuit configuration number 2 for QKAA aQFN94 is showing the schematic and the bill of materials table.


Config no.	Supply configuration		Enabled features				
	VDDH	VDD	EXTSUPPLY	DCDC on VREGH	DCDC on VREGMAIN and VREGRADIO	USB	NFC
Config. 2	N/A	Battery/Ext. regulator	No	No	No	Yes	Yes

Table 218: Configuration summary for circuit configuration no. 2











Designator	Value	Description	Footprint
C1	0.7 pF	Capacitor, NP0, ±0.05 pF	0201
C2, C3, C5, C7, C16	1.0 μF	Capacitor, X7S, ±10%	0402
C4	2.2 nF	Capacitor, X7R, ±10%	0201
C6, C8, C9, C10, C11, C12, C13, C14, C15	100 nF	Capacitor, X7S, ±10%	0201
C17	4.7 μF	Capacitor, X7S, ±10%	0603
C18	4.7 μF	Capacitor, X7R, ±10%	0603
C21	N.C.	Not mounted	0201
СТ1, СТ2, СТ3, СТ4	Antenna dependent	Capacitor, NPO, ±5%	0201
L1	2.2 nH	High frequency chip inductor, ±5%	0201
L2, L3	10 µH	Inductor, 50 mA, ±20%	0603
R1	2.2 Ω	Resistor, ±1%, 0.05 W	0201
U1	nRF5340- QKAA	Multiprotocol Bluetooth Low Energy, IEEE 802.15.4, ANT, and 2.4GHz proprietary System on Chip	AQFN-94
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±30 ppm. For frequency tolerance requirements, see 32 MHz crystal oscillator (HFXO) on page 98.	XTAL_2016
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 219: Bill of material for circuit configuration no. 2

9.3.3 Circuit configuration no. 3 for QKAA aQFN94

Circuit configuration number 3 for QKAA aQFN94 is showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features				
	VDDH	VDD	EXTSUPPLY	DCDC on VREGH	DCDC on VREGMAIN and VREGRADIO	USB	NFC
Config. 3	N/A	Battery/Ext. regulator	No	No	Yes	No	No

Table 220: Configuration summary for circuit configuration no. 3






Figure 258: Circuit configuration no. 3 schematic

Note: For PCB reference layouts, see the product page for the nRF5340 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1	0.7 pF	Capacitor, NPO, ±0.05 pF	0201
C2, C3, C5, C7, C16	1.0 μF	Capacitor, X7S, ±10%	0402
C4	2.2 nF	Capacitor, X7R, ±10%	0201
C6, C8, C9, C10, C11, C12, C13, C14, C15	100 nF	Capacitor, X7S, ±10%	0201
C21	N.C.	Not mounted	0201
L1	2.2 nH	High frequency chip inductor, ±5%	0201
L2, L3	10 µH	Inductor, 50 mA, ±20%	0603
U1	nRF5340- QKAA	Multiprotocol Bluetooth Low Energy, IEEE 802.15.4, ANT, and 2.4GHz proprietary System on Chip	AQFN-94
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±30 ppm. For frequency tolerance requirements, see 32 MHz crystal oscillator (HFXO) on page 98.	XTAL_2016
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 221: Bill of material for circuit configuration no. 3

9.3.4 Circuit configuration no. 4 for QKAA aQFN94

Circuit configuration number 4 for QKAA aQFN94 is showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features				
	VDDH	VDD	EXTSUPPLY	DCDC on VREGH	DCDC on VREGMAIN and VREGRADIO	USB	NFC
Config. 4	USB (VDDH = VBUS)	N/A	No	No	No	Yes	No

Table 222: Configuration summary for circuit configuration no. 4






Figure 259: Circuit configuration no. 4 schematic

Note: For PCB reference layouts, see the product page for the nRF5340 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1	0.7 pF	Capacitor, NP0, ±0.05 pF	0201
C2, C3, C5, C7	1.0 μF	Capacitor, X7S, ±10%	0402
C4	2.2 nF	Capacitor, X7R, ±10%	0201
C6, C8, C9, C10, C11, C12, C13, C14, C15	100 nF	Capacitor, X7S, ±10%	0201
C17	4.7 μF	Capacitor, X7S, ±10%	0603
C18	4.7 μF	Capacitor, X7R, ±10%	0603
C19	2.2 μF	Capacitor, X7R, ±10%	0603
C21	N.C.	Not mounted	0201
L1	2.2 nH	High frequency chip inductor, ±5%	0201
R1	2.2 Ω	Resistor, ±1%, 0.05 W	0201
U1	nRF5340- QKAA	Multiprotocol Bluetooth Low Energy, IEEE 802.15.4, ANT, and 2.4GHz proprietary System on Chip	AQFN-94
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±30 ppm. For frequency tolerance requirements, see 32 MHz crystal oscillator (HFXO) on page 98.	XTAL_2016
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 223: Bill of material for circuit configuration no. 4

9.3.5 Circuit configuration no. 1 for CLAA WLCSP

Circuit configuration number 1 for CLAA WLCSP is showing the schematic and the bill of materials table.

Config no.	Supply configu	ration	Enabled features				
	VDDH	VDD	EXTSUPPLY	DCDC on VREGH	DCDC on VREGMAIN and VREGRADIO	USB	NFC
Config. 1	Battery/Ext. regulator	N/A	Yes	Yes	Yes	Yes	No

Table 224: Configuration summary for circuit configuration no. 1






Figure 260: Circuit configuration no. 1 schematic

Note: For PCB reference layouts, see the product page for the nRF5340 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1	0.7 pF	Capacitor, NPO, ±0.05 pF	0201
C2, C3, C5, C7, C10, C14, C17	1.0 μF	Capacitor, X7S, ±10%	0402
C4	2.2 nF	Capacitor, X7R, ±10%	0201
C6, C8, C9, C11, C12, C13	100 nF	Capacitor, X7S, ±10%	0201
C15, C18	4.7 μF	Capacitor, X7S, ±10%	0603
C16	4.7 μF	Capacitor, X7R, ±10%	0603
C19	N.C.	Not mounted	0201
L1, L2	2.2 nH	High frequency chip inductor, ±5%	0201
L3, L4	10 µH	Inductor, 50 mA, ±20%	0603
L5	10 µH	Inductor, 80 mA, ±20%	0603
R1	2.2 Ω	Resistor, ±1%, 0.05 W	0201
U1	nRF5340- CLAA	Multiprotocol Bluetooth Low Energy, IEEE 802.15.4, ANT, and 2.4GHz proprietary System on Chip	WLCSP-95
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±30 ppm. For frequency tolerance requirements, see 32 MHz crystal oscillator (HFXO) on page 98.	XTAL_2016
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 225: Bill of material for circuit configuration no. 1


9.3.6 Circuit configuration no. 2 for CLAA WLCSP


Circuit configuration number 2 for CLAA WLCSP is showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDC on VREGH	DCDC on VREGMAIN and VREGRADIO	USB	NFC	
Config. 2	N/A	Battery/Ext. regulator	No	No	No	Yes	Yes	

Table 226: Configuration summary for circuit configuration no. 2









Designator	Value	Description	Footprint
C1	0.7 pF	Capacitor, NP0, ±0.05 pF	0201
C2, C3, C5, C7, C10, C14	1.0 μF	Capacitor, X7S, ±10%	0402
C4	2.2 nF	Capacitor, X7R, ±10%	0201
C6, C8, C9, C11, C12, C13	100 nF	Capacitor, X7S, ±10%	0201
C15	4.7 μF	Capacitor, X7S, ±10%	0603
C16	4.7 μF	Capacitor, X7R, ±10%	0603
C19	N.C.	Not mounted	0201
СТ1, СТ2, СТ3, СТ4	Antenna dependent	Capacitor, NPO, ±5%	0201
L1, L2	2.2 nH	High frequency chip inductor, ±5%	0201
L3, L4	10 µH	Inductor, 50 mA, ±20%	0603
R1	2.2 Ω	Resistor, ±1%, 0.05 W	0201
U1	nRF5340- CLAA	Multiprotocol Bluetooth Low Energy, IEEE 802.15.4, ANT, and 2.4GHz proprietary System on Chip	WLCSP-95
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±30 ppm. For frequency tolerance requirements, see 32 MHz crystal oscillator (HFXO) on page 98.	XTAL_2016
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 227: Bill of material for circuit configuration no. 2

9.3.7 Circuit configuration no. 3 for CLAA WLCSP

Circuit configuration number 3 for CLAA WLCSP is showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDC on VREGH	DCDC on VREGMAIN and VREGRADIO	USB	NFC	
Config. 3	N/A	Battery/Ext. regulator	No	No	Yes	No	No	

Table 228: Configuration summary for circuit configuration no. 3






Figure 262: Circuit configuration no. 3 schematic





Designator	Value	Description	Footprint
C1	0.7 pF	Capacitor, NP0, ±0.05 pF	0201
C2, C3, C5, C7, C10, C14	1.0 μF	Capacitor, X7S, ±10%	0402
C4	2.2 nF	Capacitor, X7R, ±10%	0201
C6, C8, C9, C11, C12, C13	100 nF	Capacitor, X7S, ±10%	0201
C19	N.C.	Not mounted	0201
L1, L2	2.2 nH	High frequency chip inductor, ±5%	0201
L3, L4	10 µH	Inductor, 50 mA, ±20%	0603
U1	nRF5340- CLAA	Multiprotocol Bluetooth Low Energy, IEEE 802.15.4, ANT, and 2.4GHz proprietary System on Chip	WLCSP-95
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±30 ppm. For frequency tolerance requirements, see 32 MHz crystal oscillator (HFXO) on page 98.	XTAL_2016
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 229: Bill of material for circuit configuration no. 3

9.3.8 Circuit configuration no. 4 for CLAA WLCSP

Circuit configuration number 4 for CLAA WLCSP is showing the schematic and the bill of materials table.

Config no.	Supply configur	ation	Enabled featu	ires			
	VDDH	VDD	EXTSUPPLY	DCDC on VREGH	DCDC on VREGMAIN and VREGRADIO	USB	NFC
Config. 4	USB (VDDH = VBUS)	N/A	No	No	No	Yes	No

Table 230: Configuration summary for circuit configuration no. 4






Figure 263: Circuit configuration no. 4 schematic

Note: For PCB reference layouts, see the product page for the nRF5340 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1	0.7 pF	Capacitor, NP0, ±0.05 pF	0201
C2, C3, C5, C7, C10, C17	1.0 μF	Capacitor, X7S, ±10%	0402
C4	2.2 nF	Capacitor, X7R, ±10%	0201
C6, C8, C9, C11, C12, C13	100 nF	Capacitor, X7S, ±10%	0201
C15	4.7 μF	Capacitor, X7S, ±10%	0603
C16	4.7 μF	Capacitor, X7R, ±10%	0603
C19	N.C.	Not mounted	0201
L1, L2	2.2 nH	High frequency chip inductor, ±5%	0201
R1	2.2 Ω	Resistor, ±1%, 0.05 W	0201
U1	nRF5340- CLAA	Multiprotocol Bluetooth Low Energy, IEEE 802.15.4, ANT, and 2.4GHz proprietary System on Chip	WLCSP-95
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±30 ppm. For frequency tolerance requirements, see 32 MHz crystal oscillator (HFXO) on page 98.	XTAL_2016
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 231: Bill of material for circuit configuration no. 4

9.3.9 PCB layout example

The PCB layout in the following figure is a reference layout for Circuit configuration no. 1 for QKAA aQFN94.

Note: Pay attention to how the capacitor C1 is grounded. It is not directly connected to the ground plane, but grounded via pin J31 and to the VSS die pad. This is done to create additional filtering of harmonic components.

For all available reference layouts, see the product page for nRF5340 on www.nordicsemi.com.




Figure 264: Top silk layer






Figure 265: Top layer




Figure 266: Mid layer 1




Figure 267: Mid layer 2






Figure 268: Bottom layer



10 Recommended operating conditions

The operating conditions are the physical parameters that the chip can operate within.

Symbol	Parameter	Min.	Nom.	Max.	Units
VDD	VDD supply voltage, independent of DCDC enable	1.7	3.0	3.6	V
VDDH	VDDH supply voltage, independent of DCDC enable	2.5	3.7	5.5	V
VBUS	VBUS USB supply voltage	4.35	5.0	5.5	V
TA	Operating temperature	-40	25	105	°C

Table 232: Recommended operating conditions

10.1 WLCSP light sensitivity

All WLCSP package variants are sensitive to visible and close-range infrared light. This means that a final product design must shield the chip properly, either by final product encapsulation or by shielding/coating of the WLCSP device.

Some WLCSP package variants have a backside coating, where the marking side of the device is covered with a light absorbing film, while the side edges and the ball side of the device are still exposed and need to be protected. Other WLCSP package variants do not have any such protection.

The WLCSP package variant CLAA has a backside coating.



11 Absolute maximum ratings

Maximum ratings are the extreme limits to which the chip can be exposed for a limited amount of time without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the device³³.

	Min.	Max.	Unit
Supply voltages			
VDD	-0.3	+3.9	V
VDDH	-0.3	+5.8	V
VBUS	-0.3	+5.8	V
VSS		0	V
I/O pin voltage			
$V_{I/O}$, $VDD \le 3.6 V$	-0.3	VDD + 0.3	V
V _{I/O} , VDD > 3.6 V	-0.3	3.9	V
Environmental aQFN package			
Storage temperature	-40	+125	°C
Moisture Sensitivity Level (MSL)		2	
ESD Human Body Model (HBM)		2	kV
		(all pins except DECR and DECN, rated at 1.4 $kV_{\rm c}$)
ESD Charged Device Model (CDM)		500	V
Flash memory			
Endurance	10 000 write/erase cycles		
Retention	10 years at 40°C		

Table 233: Absolute maximum ratings



³³ For accellerated life time testing (HTOL, etc) supply voltage should not exceed the recommended operating conditions max value, see Recommended operating conditions on page 812.



12 Ordering information

This chapter contains information on device marking, ordering codes, and container sizes.

12.1 Device marking

The nRF5340 package is marked as shown in the following figure.

N	5	3	4	0	
<p< td=""><td>P></td><td><v< td=""><td>V></td><td><h></h></td><td><p></p></td></v<></td></p<>	P>	<v< td=""><td>V></td><td><h></h></td><td><p></p></td></v<>	V>	<h></h>	<p></p>
<y< td=""><td>Y></td><td><w< td=""><td>W></td><td><l< td=""><td>L></td></l<></td></w<></td></y<>	Y>	<w< td=""><td>W></td><td><l< td=""><td>L></td></l<></td></w<>	W>	<l< td=""><td>L></td></l<>	L>

Figure 269: Device marking

12.2 Box labels

The following figures show the box labels used for nRF5340.




Figure 270: Inner box label



FROM:	TO:
PART NO: (1P) < <i>Nordic device orde</i>	er code>
CUSTOMER PO NO: (K) <customer< td=""><td>· Purchase Order No.></td></customer<>	· Purchase Order No.>
SALES ORDER NO: (14K) <nordic s<br="">De</nordic>	ales Order+Sales order line no.+ livery line no.>
SHIPMENT ID.: 2K <nordic's shipm<="" td=""><td>ent ID.></td></nordic's>	ent ID.>
QUANTITY: (Q) <i><total quantity=""></total></i>	
COUNTRY OF ORIGIN.: 4L <2- character code of COO>	CARTON NO: x/n
DELIVERY NO.: (9K) <shipper's no.)<="" shipment="" td=""><td>GROSS WEIGHT: KGS</td></shipper's>	GROSS WEIGHT: KGS

Figure 271: Outer box label

12.3 Order code

The following are the order codes and definitions for nRF5340.

n R F	: 5	3	4	0	-	<p< th=""><th>P></th><th><v< th=""><th>V></th><th>-</th><th><c< th=""><th>C></th></c<></th></v<></th></p<>	P>	<v< th=""><th>V></th><th>-</th><th><c< th=""><th>C></th></c<></th></v<>	V>	-	<c< th=""><th>C></th></c<>	C>

Figure 272: Order code



Abbreviation	Definition and implemented codes
N53/nRF53	nRF53 series product
40	Part code
<pp></pp>	Package variant code
<vv></vv>	Function variant code
<h><p><f></f></p></h>	Build code H - Hardware version code P - Production configuration code (production site, etc.) F - Firmware version code (only visible on shipping container label)
<yy><ww><ll></ll></ww></yy>	Tracking code YY - Year code WW - Assembly week number LL - Wafer lot code
<cc></cc>	Container code

Table 234: Abbreviations

12.4 Code ranges and values

Defined here are nRF5340 code ranges and values.

<pp></pp>	Package	Size (mm)	Pin/Ball count	Pitch (mm)
QK	AQFN	7 x 7	94	0.4
CL	WLCSP	4.390 x 3.994	95	0.35

Table 235: Package variant codes

<vv></vv>	Flash (kB)	RAM (kB)
AA	1024	512

Table 236: Function variant codes

<h></h>	Description
[A Z]	Hardware version/revision identifier (incremental)

Table 237: Hardware version codes



<p></p>	Description
[09]	Production device identifier (incremental)
[A Z]	Engineering device identifier (incremental)

Table 238: Production configuration codes

<f></f>	Description
[A N, P Z]	Version of preprogrammed firmware
[0]	Delivered without preprogrammed firmware

Table 239: Production version codes

<yy></yy>	Description
[16 99]	Production year: 2016 to 2099

Table 240: Year codes

<ww></ww>	Description
[152]	Week of production

Table 241: Week codes

<ll></ll>	Description
[AA ZZ]	Wafer production lot identifier

Table 242: Lot codes

<cc></cc>	Description
R7	7" Reel
R	13" Reel

Table 243: Container codes

12.5 Product options

Defined here are the nRF5340 product options.

The following table lists the ordering code, as well as the minimum ordering quantity (MOQ).



Order code	MOQ
nRF5340-QKAA-R7	800
nRF5340-QKAA-R	3000
nRF5340-CLAA-R7	1500
nRF5340-CLAA-R	7000

Table 244: nRF5340 order codes

Order code	Description
nRF5340-DK	nRF5340 Development Kit

Table 245: Development tools order code



13 Legal notices

By using this documentation you agree to our terms and conditions of use. Nordic Semiconductor may change these terms and conditions at any time without notice.

Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function, or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Nordic Semiconductor ASA does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. If there are any discrepancies, ambiguities or conflicts in Nordic Semiconductor's documentation, the Product Specification prevails.

Nordic Semiconductor ASA reserves the right to make corrections, enhancements, and other changes to this document without notice.

Life support applications

Nordic Semiconductor ASA's products are not designed for use in life-critical medical equipment, support appliances, devices, or systems where malfunction of Nordic Semiconductor ASA's products can reasonably be expected to result in personal injury. Customer may not use any Nordic Semiconductor ASA's products in life-critical medical equipment unless adequate design and operating safeguards by customer's authorized officers have been made. Customer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that anticipate dangerous consequences of failures, monitor failures and their consequences, and lessen the likelihood of failures that might cause harm, and to take appropriate remedial actions. Customer agrees that prior to using or distributing any life-critical medical equipment that include Nordic Semiconductor ASA's products, customer will thoroughly test such systems and the functionality of such products as used in such systems.

Nordic Semiconductor ASA assumes no liability for applications assistance or the design of customers' products. Customers are solely responsible for the design, validation, and testing of its applications as well as for compliance with all legal, regulatory, and safety-related requirements concerning its applications.

Customer will fully indemnify Nordic Semiconductor ASA and its representatives against any damages, costs, losses, and/or liabilities arising out of customer's non-compliance with this section.

RoHS and REACH statement

Refer to www.nordicsemi.com for complete hazardous substance reports, material composition reports, and latest version of Nordic's RoHS and REACH statements.

Trademarks

All trademarks, service marks, trade names, product names, and logos appearing in this documentation are the property of their respective owners.

Copyright notice

© Nordic Semiconductor ASA. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.



Legal notices

COMPANY WITH QUALITY SYSTEM CERTIFIED BY DNV GL = ISO 9001 =



4406_640 v1.1