


Title		
PVW1 BS VB		
Size	Number	Revision
A3		
Date:	2017/5/14	Sheet of
File:	E:\PVW1 \PVW1 BS VB\PVW1 BS VB.Brdoc	1



1

2

3

4

A

A

B

B

C

C

D

D

U1B

[MT7628K]  
1.8V for DDR1\_KGD(Default)

DDR\_IO\_1V8

66  
67  
78  
79  
DDR\_IO\_1V8D\_1  
DDR\_IO\_1V8D\_2  
DDR\_IO\_1V8D\_3  
DDR\_IO\_1V8D\_4

DDR\_VREF


73  
76  
77  
DDR\_IO\_VREF\_1  
DDR\_IO\_VREF\_2  
DDR\_IO\_VREF\_3

MT7688K



DDR\_IO\_VSS\_1  
DDR\_IO\_VSS\_2  
DDR\_IO\_VSS\_3

61  
62  
63  
GND

DDR\_IO\_1V8



DDR\_IO\_1V8



1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D



1

2

3

4

A

A

B


B

C









C


D

D





Close to MT7688






### Bootstrapping Pins Description

Pin Name	Boot Strapping Signal Name	Description
UART_TXD1	DBG_JTAG_MODE	0: JTAG_MODE 1: EPHY_LED (default)
PERST_N	XTAL_FREQ_SEL	0: 25 MHz DIP 1: 40 MHz SMD
I2S_SDO	DRAM_TYPE	1: DDR1 0: DDR2 [note] This pin is valid for MT7628AN only. It needs to be pull-low for 7628KN which only supports DDR1.
{SPI_MOSI, SPI_CLK, SPI_CS1}	CHIP_MODE[2:0]	A vector to set chip function/test/debug modes. 000: Boot from PLL (boot from SPI 3-Byte Addr) 001: Boot from PLL (boot from SPI 4-Byte Addr) 010: Boot from XTAL (boot from SPI 3-Byte Addr) 011: Boot from XTAL (boot from SPI 4-Byte Addr)
PAD_TXD0	EXT_BGCK	1: Test Mode 0: Normal (default)








POWER SUPPLY DECOUPLING

C31 close to U4 pin 9  
 C32 close to U4 pin 22  
 C33 close to U4 pin 31

File			P200		
Size	Document Number				Rev
C	BCM5241_PHY				V2.0
Date:	Saturday, May 13, 2017	Sheet	5	of	8




these caps place together

C8 C9 close to U1 pin 3  
 C12 C13 close to U1 pin 7  
 C14 C15 close to U1 pin 11

C24 C25 close to U1 pin 16  
 C23  
 C24  
 C25




two different caps together  
 and close to the pin

C3 C2 close to U1 pin 63  
 C1 C4 close to U1 pin 47  
 C5 C6 close to U1 pin 34




two different caps together  
 and close to the pin


C16 C17 close to U1 pin 65  
 C18 C19 close to U1 pin 49  
 C20 C21 close to U1 pin 36



File			
P200			
Size	Document Number	Rev	
C	ICM60021	V2.0	
Date:	Saturday, May 13, 2017	Sheet	5 of 8



File			P200
Size	Document Number	Rev	
C	PLC_Filter	V2.0	
Date:	Saturday, May 13, 2017	Sheet	6 of 8



Title			
P200			
Size	Document Number	Rev	
C	DC-DC	V2.0	
Date:	Saturday, May 13, 2017	Sheet	8 of 8