



RK3566_ABCDE

(Power&GND)



This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.


 Xi'an Novastar Technologies, Inc. http://www.novastar-led.cn TEL:+86-029-68216000	
Board Name: <Doc2>	
Date: Wednesday, February 03, 2021	Sheet: 4 of 59

DDR4		LPDDR4		DDR3		LPDDR3	
DDR_DQ0_A	Q0	DDR_DQ0_A	Q0	DDR3_DQ0	Q0	LPDDR3_DQ15	Q15
DDR_DQ1_A	Q1	DDR_DQ1_A	Q1	DDR3_DQ1	Q1	LPDDR3_DQ14	Q14
DDR_DQ2_A	Q2	DDR_DQ2_A	Q2	DDR3_DQ2	Q2	LPDDR3_DQ13	Q13
DDR_DQ3_A	Q3	DDR_DQ3_A	Q3	DDR3_DQ3	Q3	LPDDR3_DQ12	Q12
DDR_DQ4_A	Q4	DDR_DQ4_A	Q4	DDR3_DQ4	Q4	LPDDR3_DQ11	Q11
DDR_DQ5_A	Q5	DDR_DQ5_A	Q5	DDR3_DQ5	Q5	LPDDR3_DQ10	Q10
DDR_DQ6_A	Q6	DDR_DQ6_A	Q6	DDR3_DQ6	Q6	LPDDR3_DQ9	Q9
DDR_DQ7_A	Q7	DDR_DQ7_A	Q7	DDR3_DQ7	Q7	LPDDR3_DQ8	Q8
DDR_DQ8_A	Q8	DDR_DQ8_A	Q8	DDR3_DQ8	Q8	LPDDR3_DQ7	Q7
DDR_DQ9_A	Q9	DDR_DQ9_A	Q9	DDR3_DQ9	Q9	LPDDR3_DQ6	Q6
DDR_DQ10_A	Q10	DDR_DQ10_A	Q10	DDR3_DQ10	Q10	LPDDR3_DQ5	Q5
DDR_DQ11_A	Q11	DDR_DQ11_A	Q11	DDR3_DQ11	Q11	LPDDR3_DQ4	Q4
DDR_DQ12_A	Q12	DDR_DQ12_A	Q12	DDR3_DQ12	Q12	LPDDR3_DQ3	Q3
DDR_DQ13_A	Q13	DDR_DQ13_A	Q13	DDR3_DQ13	Q13	LPDDR3_DQ2	Q2
DDR_DQ14_A	Q14	DDR_DQ14_A	Q14	DDR3_DQ14	Q14	LPDDR3_DQ1	Q1
DDR_DQ15_A	Q15	DDR_DQ15_A	Q15	DDR3_DQ15	Q15	LPDDR3_DQ0	Q0
DDR_DM0_A	1E0	DDR_DM0_A	1E0	DDR3_DM0	1E0	LPDDR3_DM1	1E1
DDR_DM1_A	1E1	DDR_DM1_A	1E1	DDR3_DM1	1E1	LPDDR3_DM0	1E0
DDR_DS0P_A	N0	DDR_DS0P_A	N0	DDR3_DS0P	N0	LPDDR3_DS0P	N0
DDR_DS0N_A	R1	DDR_DS0N_A	R1	DDR3_DS0N	R1	LPDDR3_DS0N	R1
DDR_DS1_A	R2	DDR_DS1_A	R2	DDR3_DS1	R2	LPDDR3_DS1	R2
DDR_DS2_A	R3	DDR_DS2_A	R3	DDR3_DS2	R3	LPDDR3_DS2	R3
DDR_DS3_A	R4	DDR_DS3_A	R4	DDR3_DS3	R4	LPDDR3_DS3	R4
DDR_DS4_A	R5	DDR_DS4_A	R5	DDR3_DS4	R5	LPDDR3_DS4	R5
DDR_DS5_A	R6	DDR_DS5_A	R6	DDR3_DS5	R6	LPDDR3_DS5	R6
DDR_DS6_A	R7	DDR_DS6_A	R7	DDR3_DS6	R7	LPDDR3_DS6	R7
DDR_DS7_A	R8	DDR_DS7_A	R8	DDR3_DS7	R8	LPDDR3_DS7	R8
DDR_DS8_A	R9	DDR_DS8_A	R9	DDR3_DS8	R9	LPDDR3_DS8	R9
DDR_DS9_A	R10	DDR_DS9_A	R10	DDR3_DS9	R10	LPDDR3_DS9	R10
DDR_DS10_A	R11	DDR_DS10_A	R11	DDR3_DS10	R11	LPDDR3_DS10	R11
DDR_DS11_A	R12	DDR_DS11_A	R12	DDR3_DS11	R12	LPDDR3_DS11	R12
DDR_DS12_A	R13	DDR_DS12_A	R13	DDR3_DS12	R13	LPDDR3_DS12	R13
DDR_DS13_A	R14	DDR_DS13_A	R14	DDR3_DS13	R14	LPDDR3_DS13	R14
DDR_DS14_A	R15	DDR_DS14_A	R15	DDR3_DS14	R15	LPDDR3_DS14	R15
DDR_DS15_A	R16	DDR_DS15_A	R16	DDR3_DS15	R16	LPDDR3_DS15	R16
DDR_DM1_A	1E1	DDR_DM1_A	1E1	DDR3_DM1	1E1	LPDDR3_DM1	1E2
DDR_DS0P_B	N1	DDR_DS0P_B	N1	DDR3_DS0P	N1	LPDDR3_DS0P	N1
DDR_DS0N_B	R1	DDR_DS0N_B	R1	DDR3_DS0N	R1	LPDDR3_DS0N	R1
DDR_DS1_B	R2	DDR_DS1_B	R2	DDR3_DS1	R2	LPDDR3_DS1	R2
DDR_DS2_B	R3	DDR_DS2_B	R3	DDR3_DS2	R3	LPDDR3_DS2	R3
DDR_DS3_B	R4	DDR_DS3_B	R4	DDR3_DS3	R4	LPDDR3_DS3	R4
DDR_DS4_B	R5	DDR_DS4_B	R5	DDR3_DS4	R5	LPDDR3_DS4	R5
DDR_DS5_B	R6	DDR_DS5_B	R6	DDR3_DS5	R6	LPDDR3_DS5	R6
DDR_DS6_B	R7	DDR_DS6_B	R7	DDR3_DS6	R7	LPDDR3_DS6	R7
DDR_DS7_B	R8	DDR_DS7_B	R8	DDR3_DS7	R8	LPDDR3_DS7	R8
DDR_DS8_B	R9	DDR_DS8_B	R9	DDR3_DS8	R9	LPDDR3_DS8	R9
DDR_DS9_B	R10	DDR_DS9_B	R10	DDR3_DS9	R10	LPDDR3_DS9	R10
DDR_DS10_B	R11	DDR_DS10_B	R11	DDR3_DS10	R11	LPDDR3_DS10	R11
DDR_DS11_B	R12	DDR_DS11_B	R12	DDR3_DS11	R12	LPDDR3_DS11	R12
DDR_DS12_B	R13	DDR_DS12_B	R13	DDR3_DS12	R13	LPDDR3_DS12	R13
DDR_DS13_B	R14	DDR_DS13_B	R14	DDR3_DS13	R14	LPDDR3_DS13	R14
DDR_DS14_B	R15	DDR_DS14_B	R15	DDR3_DS14	R15	LPDDR3_DS14	R15
DDR_DS15_B	R16	DDR_DS15_B	R16	DDR3_DS15	R16	LPDDR3_DS15	R16

Note: Except DDR3, other DQ sequences can not be swap


Note: Sequences can not be swap

Note: Pull up for LPDDR4/LPDDR4X
 -->R1100-DNF, R1101-120R;
 Pull down for DDR4/DDR3/LPDDR3
 -->R1100-120R, R1101-DNF;
 The resistor parameter is 120R +/-.




Caps should be placed under the U1000 package


Attention!
 For LPDDR4X DDR_VDDQL = 0.6V, refer to the connection example
 For LPDDR3 ultra low power mode, DDR_VDDQ&DDR_VDDQL connect to VCC_DDRDC



Note: LPDDR4x mode: Pin 1E6, 1E7, 1E9, 1F5, 1G5 connected to VCC0V6_DDR power supply
 For example












Note: LPDDR3 ultra low power mode:



RK3566_G (OSC/PLL/PMUIO1/2)

Adjust the load capacitor according to the crystal spec.



<p>This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.</p>		<p>NOVASTAR 诺瓦科技 Xian Novastar Technologies, Inc. http://www.novastar-led.cn TEL:+86-029-68216000</p>	
Title:	05.RK3566_OSC/PLL/PMUIO	Designer:	<Name>
Board Name:	<Doc2>		
Date:	Wednesday, February 03, 2021	Sheet:	6 of 59

RK3566_I (VCCIO2 Domain)

U18I

VCCIO2 Domain



Operating Voltage=1.8V/3.3V

EMMC D0	/ FLASH D0	/ GPIO1 B4 u	A32	<<>>	eMMC D0/FLASH_D0 [19]	
EMMC D1	/ FLASH D1	/ GPIO1 B5 u	B27	<<>>	eMMC D1/FLASH_D1 [19]	
EMMC D2	/ FLASH D2	/ GPIO1 B6 u	B32	<<>>	eMMC D2/FLASH_D2 [19]	
EMMC D3	/ FLASH D3	/ GPIO1 B7 u	B29	<<>>	eMMC D3/FLASH_D3 [19]	
EMMC D4	/ FLASH D4	/ GPIO1 C0 u	B33	<<>>	eMMC D4/FLASH_D4 [19]	
EMMC D5	/ FLASH D5	/ GPIO1 C1 u	A30	<<>>	eMMC D5/FLASH_D5 [19]	
EMMC D6	/ FLASH D6	/ GPIO1 C2 u	B30	<<>>	eMMC D6/FLASH_D6 [19]	
EMMC D7	/ FLASH D7	/ GPIO1 C3 u	A33	<<>>	eMMC D7/FLASH_D7 [19]	
EMMC CMD	/ FLASH WRn	/ GPIO1 C4 u	A27	<<>>	eMMC_CMD/FLASH_WRn [19]	
EMMC CLKOUT	/ FLASH DQS	/ GPIO1 C5 d	A29	R1300	22R 5% 0402 <<>> eMMC_CLKOUT/FLASH_DQS [19]	
EMMC DATA STROBE	/ FSPI CS1n	/ FLASH CLE	/ GPIO1 C6 d	1A16	<<>> eMMC_DATA_STROBE/FLASH_CLE [19]	
EMMC RSTn	/ FSPI D2	/ FLASH WPN	/ GPIO1 C7 d	1B16	R469	22R 5% 0402/NP <<>> eMMC_RSTn/FSPI_D2/FLASH_WPN [19]
	FSPI CLK	/ FLASH ALE	/ GPIO1 D0 d	1A15	X	
	FSPI D0	/ FLASH RDY	/ GPIO1 D1 u	1A17	X	
	FSPI D1	/ FLASH RDN	/ GPIO1 D2 u	1A18	X	
	FSPI CS0n	/ FLASH CS0n	/ GPIO1 D3 u	1B17	X	
	FSPI D3	/ FLASH CS1n	/ GPIO1 D4 u	1C15	X	

Default is determined by Pin
FLASH_VOL_SEL/GPIO0_A7 u:
L:VCCIO2 must supply 3.3V
H:VCCIO2 must supply 1.8V

VCCIO2


RK3566
BGA565-0_65-1550X1440



1. eMMC or Nand Flash:
Short 'eMMC_D0/FLASH_D0' and GND to enter Maskrom Mode.
2. SPI Flash:
Short 'FSPI_CLK/FLASH_ALE' and GND to enter Maskrom Mode.

Be sure to reserve the testpoints for firmware burning or update.

FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven



RK3566_J (VCCIO3 Domain)

U18J

VCCIO3 Domain



Operating Voltage=1.8V/3.3V

PWM8 M1	/ SDMMC0 D0	/ UART2 TX M1	/ UART6 TX M1	/ GPIO1 D5 u	1E20	R363	22R 5% 0402	UART3 TX	FPGA RX ARM TX
PWM9 M1	/ SDMMC0 D1	/ UART2 RX M1	/ UART6 RX M1	/ GPIO1 D6 u	1F19	R35	22R 5% 0402	UART3 RX	FPGA TX ARM RX
	SDMMC0 D2	/ ARM JTAG TCK	/ UART5 CTSn M0	/ GPIO1 D7 u	1D20	STB	GPIO3		
	SDMMC0 D3	/ ARM JTAG TMS	/ UART5 RTSn M0	/ GPIO2 A0 u	1F18	ARM	FAN_SPEED	<<>>	STB_GPIO3 [17]
								<<>>	ARM_FAN_SPEED [17]
PWM10 M1	/ SDMMC0 CMD	/ TEST CLKOUT	/ UART5 RX M0	/ GPIO2 A1 u	1E19	R440	0R 5% 0402	UART5 RX	<<>>
									UART5_RX [26]
	SDMMC0 CLK	/ TEST CLKOUT	/ UART5 TX M0	/ GPIO2 A2 d	G38	R439	0R 5% 0402	UART5 TX	<<>>
									UART5_TX [26]


VCCIO3

RK3566
BGA565-0_65-1550X1440

Check the software configuration(dts) of voltage level, which must be keep the same as hardware design



Check the software configuration(dts) of voltage level, which must be keep the same as hardware design





This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.

NOVA STAR Xi'an Novastar Technologies, Inc.
诺瓦科技 <http://www.novastar-led.cn> TEL:+86-029-68216000


Title:	06.RK3566_EMMC	Designer:	<Name1>
Board Name:	<Doc2>		
Date:	Wednesday, February 03, 2021	Sheet:	7 of 59

RK3566_U (USB3.0/PCIe2.0x1/SATA)

RK3566_V (USB2.0 HOST)




Power for USB




<p>This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.</p>		<p>NOVA STAR Xi'an Novastar Technologies, Inc. 诺瓦科技 http://www.novastar-led.cn TEL:+86-029-68216000</p>	
Title:	07.RK3566_USB	Designer: <Name1>	
Board Name:	<Doc2>		
Date:	Wednesday, February 03, 2021	Sheet:	8 of 59


RK3566_K (VCCIO4 Domain)




RK3566_O (SARADC/OTP)



RK3566_N (VCCIO7 Domain)



SARADC_VIN1_HW_ID	Rup	Rdown	ADC	V
Version 1	10K	DNP	1023	1.8V
Version 2	20K	100K	852	1.5V
Version 3	18K	36K	681	1.2V
Version 4	51K	51K	512	0.9V
Version 5	36K	18K	340	0.6V
Version 6	100K	20K	170	0.3V
Version 7	DNP	10K	0	0V



NOVA STAR Xi'an Novastar Technologies, Inc.
诺瓦科技 http://www.novastar-led.cn TEL:+86-029-68216000

This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.

Title: **08.RK3566_SARADC/GPIO** Designer: <Name>

Board Name: **<Doc2>**

Date: Wednesday, February 03, 2021 Sheet: 9 of 59

RK3566_P (MIPI_CSI_RX)

Usage of MIPI CSI Dx&CLKs


Option1	Sensor1 x4Lane	MIPI_CSI_RX D0-3 MIPI_CSI_RX CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX D0-1 MIPI_CSI_RX CLK0 MIPI_CSI_RX D2-3 MIPI_CSI_RX CLK1

Usage of CIF Interface



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input
 Support BT656 YCbCr 422 8bit input
 Support RAW 8/10/12bit input
 Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
 Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input


BT1120 16bit Mode:
 Default: D0-D7 <--> Y0-Y7, D8-D15 <--> C0-C7
 Swap ON: D0-D7 <--> C0-C7, D8-D15 <--> Y0-Y7





RK3566_M (VCCIO6 Domain)




USB3.0使能修改为USB2.0 HOST的使能




Check the software configuration (dts) of voltage level, which must be keep the same as hardware design




RK3566_R (MIPI_DSI_TX0/LVDS_TX0)




RK3566_S (MIPI_DSI_TX1)



RK3566_T (eDP TX)



RK3566_Q (HDMI2.0 TX)




This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.

Xi'an Novastar Technologies, Inc.
 诺瓦科技 <http://www.novastar-led.cn> TEL:+86-029-68216000

Title:	10.RK3566_VO_HDMI2.0_MIPI_DSI
Board Name:	<Doc2>
Date:	Wednesday, February 03, 2021
Sheet:	11 of 59


RK3566_L (VCCIO5 Domain)

U18L



RK3566
BGA565-0_65-1550X1440

Check the software configuration(dts) of voltage level, which must be keep the same as hardware design



This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.


NOVA STAR Xi'an Novastar Technologies, Inc.
诺瓦科技 <http://www.novastar-led.cn> TEL:+86-029-68216000

Title: 11.RK3566_VO_GEPHY	Designer: <Name1>
Board Name: <Doc2>	
Date: Wednesday, February 03, 2021	Sheet: 12 of 59

RK3566_H (VCCIO1 Domain)



LT8631UX_CSDA
LT8631UX_CSDA

U18H



RK3566
BGA565-0_65-1550X1440

Check the software configuration(dts) of voltage level, which must be keep the same as hardware design








VCCIO1_ACODEC = 3.3V as default

I2S1_SCLK_TX_M0 AUDIO_ARM_SCLK [17]
I2S1_SDO0_M0 AUDIO_ARM_SDIN [17]
I2S1_LRCK_TX_M0 AUDIO_ARM_LRCK [17]
I2S1_MCLK_M0 AUDIO_ARM_MCLK [17]

FPGA-ARM INT

FPGA-ARM GPIOs



<p>This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.</p>	<p>NOVA STAR Xi'an Novastar Technologies, Inc. 诺瓦科技 http://www.novastar-led.cn TEL:+86-029-68216000</p>	
	<p>Title: 12.RK3566_Audio_Interface</p>	<p>Designer: <Name1></p>
	<p>Board Name: <Doc2></p>	
	<p>Date: Wednesday, February 03, 2021</p>	<p>Sheet: 13 of 59</p>



USB_DP [1]
 USB_DM [2]
 USB_ID [3]

eMMC FLASH BOM修改为111060004




- >>>eMMC_D0/FLASH_D0 [8]
- >>>eMMC_D1/FLASH_D1 [8]
- >>>eMMC_D2/FLASH_D2 [8]
- >>>eMMC_D3/FLASH_D3 [8]
- >>>eMMC_D4/FLASH_D4 [8]
- >>>eMMC_D5/FLASH_D5 [8]
- >>>eMMC_D6/FLASH_D6 [8]
- >>>eMMC_D7/FLASH_D7 [8]
- >>>eMMC_CMD/FLASH_Wrn [8]
- >>>eMMC_CLKOUT/FLASH_DQS [8]
- >>>eMMC_DATA_STROBE/FLASH_CLE [8]
- >>>eMMC_RSTn/FSPI_D2/FLASH_WPn [8]



WIFI (802.11 a/b/g/n/ac 2x2 MIMO)

Note:
Adjusted the load capacitance according to the crystal specification.

50 Ohm RF trace




Power Control for RTL Modules

This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.

NOVA STAR 诺瓦科技		Xi'an Novastar Technologies, Inc. http://www.novastar-led.cn TEL:+86-029-68216000	
Title:	16.WIFI-AP/BT-SDIO_2T2R		Designer: <Name1>
Board Name:	<Doc2>		
Date:	Friday, March 11, 2022	Sheet:	17 of 59


Debug UART2

UART2_RX_M0_DEBUG [7]
 UART2_TX_M0_DEBUG [7]




TX 的二极管是防止后端漏电





UART



This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.


 Xi'an Novastar Technologies, Inc. http://www.novastar-led.cn TEL:+86-029-68216000	
Board Name: <Doc2>	
Date: Wednesday, February 03, 2021	Sheet: 18 of 59

ADC KEY





Page of Accessories

PCB Mark Point





Mechanical Hole







<p>This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.</p>	 Xi'an Novastar Technologies, Inc. http://www.novastar-led.cn TEL:+86-029-68216000	
	Title: 19.Mark/Hole	Designer: <Name1>
	Board Name: <Doc2>	
	Date: Wednesday, February 03, 2021	Sheet: 20 of 59





HDMI Conn 5








HDMI Conn 2









HDMI Conn






This document and the technical data disclosed are proprietary to NovoStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.		NOVA STAR 诺芯科技		
		X'i'an Novostar Technologies, Inc. http://www.novostar-led.cn TEL: +86-029-68216000		
Title:	21.LT8631UX		Designer:	<Name>
Board Name:	<Doc>			
Date:	Sunday, May 09, 2021		Sheet:	22 of 59

HDMI Loop Out Conn















This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.

Xi'an Novastar Technologies, Inc. 诺瓦科技 http://www.novastar-led.cn TEL:+86-029-68216000			
Title:	22.HDMI LOOP	Designer:	<Name1>
Board Name:	<Doc2>		
Date:	Sunday, May 09, 2021	Sheet:	23 of 59






使用的电源






SWD
信号上标注丝印





<p>This document and the technical data disclosed are proprietary to NovasStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.</p>		<p>NOVA STAR 西安诺斯达</p> <p>Xi'an Novasstar Technologies, Inc. http://www.novastar-led.cn TEL: +86-029-68216000</p>	
Title:	25.MCU_GDF330	Designer:	<Name>
Board Name:	<Doc2>		
Date:	Tuesday, February 15, 2022	Sheet:	26 of 59

Power In








5A max for each MOS






兼容设计
BCM中使用:08010024




$V_{out} = 0.8 * (1 + R1/R2)$
 $I_{max} = 5A$






VDD_CPU_EXT









USB TO ETH






增加RTL8153B电源控制, ARM控制, cankao VPR1000_CTRL_A4




LED灯默认不亮，默认管脚的默认状态为低

<p>This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.</p>		<p>NOVASTAR Xi'an Novastar Technologies, Inc. LES D1, 8th Flk http://www.novastar-led.cn TEL: +86-029-68216000</p>	
Title:	28.USB_ETH_RTL8153	Designer:	<Name>
Board Name:	<Doc2>		
Date:	Tuesday, February 15, 2022	Sheet:	29 of 59




<p>This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.</p>	Xi'an Novastar Technologies, Inc. NOVA STAR 诺瓦科技 http://www.novastar-led.cn TEL:+86-029-68216000	
	Title: 29.WIFI-STATION-USB_1T1R	Designer: <Name1>
	Board Name: <Doc2>	
	Date: Wednesday, February 16, 2022	Sheet: 30 of 59



Clock



If a weak pull-down (10k?) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface.



FPGA_CLK所需电源: VCC3.3_FPGA



CLKSEL:
0 = XIN/REF, XOUT (default)
1 = CLKIN, CLKINB



PROPRIETARY DATA
THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF NOVASTAR PROCESS MANAGEMENT. ITS CONTENTS MAY NOT BE DISCLOSED IN WHOLE OR IN PART TO OTHERS OR USED FOR OTHER THAN THE PURPOSE FOR WHICH TRANSMITTED WITHOUT THE PRIOR WRITTEN PERMISSION OF EMERSON PROCESS MANAGEMENT.

STANDARD DRAWING
ANY CHANGE MUST BE AUTHORIZED BY HARDWARE R&D DEPARTMENT.






NOVASTAR Xi'an Novastar Technologies, Inc.
诺瓦科技 http://www.novastar-led.cn TEL:+86-029-68216000



Title: **30.FPGA-CLK**

Size: A4	Project: S50C_E0	Document Number: <Doc2>	Rev: <Rev>
Designer: WX	CHKD: <Name2>	SUPV: <Name3>	
Date: Friday, August 26, 2022	Sheet: 31	of 59	



FPGA IO所需电源: VCC1.3 FPGA、VCC1.5 FPGA、VCC2.5 FPGA、GSV1011_VCC1833






FPGA DDR3电源:
VCC1.5_FPGA
VCC3.3_FPGA



DDR3 BOM故障2Gb
11104024 DDR3L_NT5CC128M16JR-EK

PROPRIETARY DATA THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF NOVASTAR PROCESS MANAGEMENT. ITS CONTENTS MAY NOT BE DISCLOSED IN WHOLE OR IN PART TO OTHERS OR USED FOR OTHER THAN THE PURPOSE FOR WHICH TRANSMITTED WITHOUT THE WRITTEN PERMISSION OF NOVASTAR PROCESS MANAGEMENT.		NOVA STAR Xi'an Novastar Technologies, Inc. 芯辰科技 http://www.novastar-led.cn TEL:+86-029-68216000	
File:	32.FPGA-DDR3		
Size A2:	Project:	Document Number:	Rev:
	S60C_E0	<Doc>	RevC
Designer:	CHKD:	SUPV:	
Date:	FWR: August 28, 2022	Sheet: 33 of 39	









FPGA_XC7A50T-2FGG484C


预留OSGMII接网口板上增加的6.5G光口



FPGA_XC7A50T-2FGG484C



<p>This document and the technical data disclosed are proprietary to NovaStar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.</p>		<p>NOVA STAR Xi'an Novastar Technologies, Inc. 诺瓦科技 http://www.novastar-led.cn TEL:+86-029-68216000</p>	
		<p>Title: 33.FPGA-SERDES</p>	<p>Designer: <Name1></p>
<p>Board Name: <Doc2></p>		<p>Date: Friday, February 18, 2022</p>	
<p>Date: Friday, February 18, 2022</p>		<p>Sheet: 34 of 59</p>	



FPGA_PWR电源:
VCC1.2_FPGA
VCC1.0_FPGA
VCC1.8_FPGA

FPGA_XC7A50T-2FGG484C

PROPRIETARY DATA


THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF NOVASTAR PROCESS MANAGEMENT. ITS CONTENTS MAY NOT BE DISCLOSED IN WHOLE OR IN PART TO OTHERS OR USED FOR OTHER THAN THE PURPOSE FOR WHICH TRANSMITTED WITHOUT THE PRIOR WRITTEN PERMISSION OF EMERSON PROCESS MANAGEMENT.



Title: 34.FPGA-PWR			
Size A4	Project: S50C_E0	Document Number: <Doc2>	Rev: <Rev>
Designer: WX	CHKD: Friday, August 26, 2022	SUPV: <Name3>	<Name3>
Date:	Friday, August 26, 2022	Sheet:	35 of 50

STANDARD DRAWING

ANY CHANGE MUST BE AUTHORIZED BY HARDWARE R&D DEPARTMENT.












AUDIO OUT所需电源: VCC3.3_FPGA, VCC1.8_FPGA

IIC ADDR: 0X22

AUDIO OUT*1		
AUDIO1_OUT_SCLK	AUDIO1_OUT_SCLK	[17]
AUDIO1_OUT_SDIN	AUDIO1_OUT_SDIN	[17]
AUDIO1_OUT_LRCK	AUDIO1_OUT_LRCK	[17]
AUDIO1_OUT_MCLK	AUDIO1_OUT_MCLK	[17]
AUDIO_8316_SDA	AUDIO_8316_SDA	[17]
AUDIO_8316_SCL	AUDIO_8316_SCL	[17]
AUDIO_SPDIF	AUDIO_SPDIF	[17]

Close to Port

$V_{out} = 0.8 * (1 + R1/R2)$
 $I_{max} = 5A$



<p>This document and the technical data disclosed are proprietary to Novastar Tech Co., Ltd. shall not be used, duplicated, released, or disclosed without expressed written permission.</p>	<p>NOVA STAR Xi'an Novastar Technologies, Inc. <small>NOVA STAR</small> http://www.novastar-led.cn TEL:+86-029-68216000</p>	
	<p>Title: 36.FPGA-POWER</p>	<p>Designer: <Name1></p>
	<p>Board Name: <Doc2></p>	
	<p>Date: Friday, February 16, 2022</p>	<p>Sheet: 37 of 59</p>