



# BOOT CONFIGURATION




- SW4-1**  
 ON Serial Downloader  
 OFF Internal Boot
- SW4-2**  
 ON Dual A7/eMMC/SD and M4/QSPI  
 OFF Single A7 eMMC/SD

## FUSE MAP

	0	0	0	0	0	0	0	0	1	0
TYPE	BT0_CFG15	BT0_CFG14	BT0_CFG13	BT0_CFG12	BT0_CFG7	BT0_CFG6	BT0_CFG3	BT0_CFG2	BT0_CFG1	BT0_CFG0
QSPI	QSPI instance 00 - QSPI0 Others - reserved		QSPI device type 00 - 3B read supported 01 - Hyperflash 1.8V 10 - Hyperflash 3.0 11 - 4B read supported		External OSC Freq Selection 00 - 24Mhz 01 - 30Mhz 10 - 19.2 Mhz 11 - 26Mhz (Not supported by ROM in ULP1 TO1.0)		M4 boot interface 0- QSPI Others- reserved	Infinite-Loop (Debug USE only) 0- Disable 1- Enable	Dual Boot 0 - Boot from eMMC/SD 1 - Boot from A7/eMMC/SD and M4/QSPI	LP Boot 0 - No Low Power Boot 1 = Boot from M4 with A7 on demand
SD/eSD										
MMC/eMMC										

	0	0	0	1	0	0	0	0
TYPE	BT1_CFG11	BT1_CFG10	BT1_CFG9	BT1_CFG8	BT1_CFG7	BT1_CFG6	BT1_CFG5	BT1_CFG4
QSPI	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SD/eSD	A7 boot interface 000 - USDHCO 001 - USDHC1 others - reserved			USDHC device type 0 - eMMC 1 - SD		SD Speed 000 - Normal 001 - High Others - Reserved		SD Loopback Clock Source Sel for SDR50 and SDR104 only 0 - through SD pad 1 - direct
MMC/eMMC						Bus width 00 - 4 bit 01 - 8 bit 10 - 4 bit DDR 11 - 8 bit DDR	Speed 0 - Normal 1 - High	eMMC fast boot 0 - disable 1 - enable



U16j

A1	VSS_0
A2	VSS_1
AA18	VSS_2
AB1	VSS_3
AB24	VSS_4
AB25	VSS_5
AD1	VSS_6
AD2	VSS_7
AD3	VSS_8
AD4	VSS_9
AE10	VSS_10
AE11	VSS_11
AE12	VSS_12
AE18	VSS_13
AE2	VSS_14
AE20	VSS_15
AE22	VSS_16
AE24	VSS_17
AE6	VSS_18
AE7	VSS_19
AG1	VSS_20
AG2	VSS_21
AG3	VSS_22
AG4	VSS_23
C10	VSS_24
C16	VSS_25
C14	VSS_26
C16	VSS_27
C18	VSS_28
C20	VSS_29
C22	VSS_30
C24	VSS_31
C26	VSS_32
C28	VSS_33
C30	VSS_34
C32	VSS_35
C34	VSS_36
C36	VSS_37
C38	VSS_38
C40	VSS_39
C42	VSS_40
C44	VSS_41
C46	VSS_42
C48	VSS_43
C50	VSS_44
C52	VSS_45
C54	VSS_46
C56	VSS_47
C58	VSS_48
C60	VSS_49
C62	VSS_50
C64	VSS_51
C66	VSS_52
C68	VSS_53
C70	VSS_54
C72	VSS_55
C74	VSS_56
C76	VSS_57
C78	VSS_58
C80	VSS_59
C82	VSS_60
C84	VSS_61
C86	VSS_62
C88	VSS_63
C90	VSS_64
C92	VSS_65
C94	VSS_66
C96	VSS_67
C98	VSS_68
C100	VSS_69
C102	VSS_70
C104	VSS_71
C106	VSS_72
C108	VSS_73
C110	VSS_74
C112	VSS_75
C114	VSS_76
C116	VSS_77
C118	VSS_78
C120	VSS_79
C122	VSS_80
C124	VSS_81
C126	VSS_82
C128	VSS_83
C130	VSS_84
C132	VSS_85
C134	VSS_86
C136	VSS_87
C138	VSS_88
C140	VSS_89
C142	VSS_90
C144	VSS_91
C146	VSS_92
C148	VSS_93
C150	VSS_94
C152	VSS_95
C154	VSS_96
C156	VSS_97
C158	VSS_98
C160	VSS_99
C162	VSS_100
C164	VSS_101
C166	VSS_102
C168	VSS_103
C170	VSS_104
C172	VSS_105
C174	VSS_106
C176	VSS_107
C178	VSS_108
C180	VSS_109
C182	VSS_110
C184	VSS_111
C186	VSS_112
C188	VSS_113
C190	VSS_114
AD12	VSS_ADC_ANA_1
AC12	VSS_ADC_ANA_2
AG12	VSS_ADC_ANA_3
V3	VSS_ANA

LDO\_M4: Internal LDO Mode


LDO\_A7: LDO Bypass Mode, Input and Output all connected to VDD\_DIG1

Layout: Ground at single point





VDD\_PTB  
VDD\_PTF  
  
VDD\_VBAT\_1V8






**Note:**

1. RESET0 belongs to VDDPTB
2. RESET1 belongs to VDDPTF





<b>Geneva Microsystems</b>		This document contains information proprietary to Geneva Microsystems Limited and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Geneva Microsystems Limited	
<b>Title</b> CONDECO V3 DESK SCREEN			
Size A4	Document Number 201850	Rev 1.4	
Date: Thursday, August 29, 2019		Sheet 4 of 13	

# 3" RGB LCD PANEL




<b>Geneva Microsystems</b>		This document contains information proprietary to Geneva Microsystems Limited and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Geneva Microsystems Limited	
Title <b>CONDECO DESKSCREEN V2</b>			
Size A4	Document Number 201850		Rev 1.4
Date:	Thursday, August 29, 2019	Sheet	5 of 13






# 13.56MHz NFC/RFID



<i>Geneva</i> Microsystems		This document contains information proprietary to Geneva Microsystems Limited and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Geneva Microsystems Limited	
Title CONDECO V3 DESK SCREEN			
Size A4	Document Number 201850		Rev 1.4
Date:	Thursday, August 29, 2019	Sheet	8 of 13



# 125KHz RFID






Select and test cheaper alternative op-amp



<b>Geneva</b> <b>MicroSystems</b>		<small>This document contains information proprietary to Geneva Microsystems Limited and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Geneva Microsystems Limited</small>	
<b>Title</b> CONDECO V3 DESK SCREEN			
<b>Size</b> A3	<b>Document Number</b> 201850	<b>Rev</b> 1.4	
<b>Date:</b> Thursday, August 29, 2019 <b>Sheet</b> 9 <b>of</b> 13			

# RGB LED



This first device must have its CLK set to output so that all are synchronised.



# SD AND eMMC



Note:  
1. ROM Code will reset the SD power during boot up through SDO\_RST#;



# Option 2  
When using eMMC:  
De-populate J1  
Populate U3



# WIFI AND BLE

