



PRODUCT SPECIFICATION

6223A-SRD

Wi-Fi + Bluetooth module

Version:v2.1

Customer: _____

Customer P/N: _____

Signature: _____

Date: _____

Office: 14th floor, Block B, phoenix zhigu, Xixiang Street, Baoan District, Shenzhen

Factory: NO.8, Litong RD., Liuyang Economic & Technical Development Zone, Changsha, CHINA

TEL:+86-755-2955-8186

Website:www.fn-link.com

6223A-SRD Module Datasheet

Ordering Information	Part NO.	Description
	FG6223ASRD-W7	RTL8723DS, b/g/n, Wi-Fi BLE4.2, 1T1R, 12X12mm, SDIO/UART, PCB version V2.0, with shielding,LDO type
	FG6223ASRD-W1	RTL8723DS, b/g/n, Wi-Fi+BLE4.2, 1T1R, 12X12mm, SDIO+Uart, PCB Version V2.0, no shielding,LDO type
	FG6223ASRD-W2	RTL8723DS, b/g/n, Wi-Fi+BLE4.2, 1T1R,12X12mm, SDIO+Uart , PCB version V2.0, with shielding,LDO type
	FG6223ASRD-W4	RTL8723DS, b/g/n, Wi-Fi BLE4.2, 1T1R, 12X12mm, SDIO/Uart, PCB version V2.0, with shielding,DC-DC type
	FG6223ASRD-W6	RTL8723DS, Wi-Fi b/g/n + BLE4.2,1T1R, Dual Ant, 12X12mm,SDIO+Uart,with shield cover, LDO type,PCB V5.0

Target power:

2.4G: 17/14/13

CONTENTS

1. General Description	5
1.1 Introduction	5
1.2 Description	5
2. Features	6
3. Block Diagram	7
4. General Specification	8
4.1 WI-FI Specification	8
4.2 Bluetooth Specification	9
5. ID setting information	10
6. Pin Definition	10
6.1 Pin Outline	10
6.2 Pin Definition details	10
7. Electrical Specifications	12
7.1 Power Supply DC Characteristics	12
7.2 Power Consumption	12
7.3 SDIO Power-on sequence	13
7.4 Interface Circuit time series	14
7.4.1 SDIO Pin Description	14
7.4.2 SDIO Timing table	14
7.4.3 module power-on&off time sequence	15
7.4.4 PCM interafce	16
7.4.5 UART interafce	17
8. Size reference	18
8.1 Module Picture	18
8.3 List of certified information	19
8.4 Physical Dimensions	20
8.5 Layout Recommendation	21
9. The Key Material List	21
10. Reference Design	22
11. Recommended Reflow Profile	23
12. RoHS compliance	23
13. Package	24
13.1 Reel	24
13.2 Carrier Tape Detail	24
13.3 Packaging Detail	25
13.4 Tray	26
14. Moisture sensitivity	26

Revision History

Version	Date	Contents of Revision Change	Draft	Checked	Approved
V1.0	2021/08/27	New version	LXY	LXY	QJP
V1.1	2021/12/28	1.Update the specification format 2.Up and down electricity time series supplement 3.The RF index was changed to ± 2 dbm 4.W7&W1&W2&W4&W6 merge into a module datasheet	FC	LXY	QJP
V1.2	2022/02/07	Update power supply DC Characteristics and power consumption	FC	LXY	QJP
V1.3	2022/04/19	Update module picture	FC	LXY	QJP
V1.4	2022/05/25	Add KC no certification information Improve packaging details	FC	LXY	QJP
V1.5	2023/01/04	Added Truly PCB	LXY	LXY	QJP
V1.6	2023/02/09	Update timing table content Update Operating temperature	FC	LXY	QJP
V1.7	2023/04/24	Update ESD information	FC	LXY	QJP
V1.8	2023/11/09	Add Certificate No	Lxp	LXY	Qjp
V1.9	2024/10/11	Update Marking Description	Lxp	LXY	QJP
V2.0	2024/10/21	Update -W4&-W7 Module Picture	Lxp	LXY	Qjp
V2.1	2024/10/31	Update Inductor Description	Lxp	LXY	Qjp

1. General Description

1.1 Introduction

6223A-SRD is a small size and low profile of Wi-Fi + BT Combo module with LGA (Land-Grid Array) footprint, board size is 12*12mm. It can be easily manufactured on SMT process and highly suitable for tablet PC, ultra book, mobile device and consumer products. It provides SDIO interface for Wi-Fi to connect with host processor and high speed UART interface for BT. It also has a PCM interface for audio data transmission with direct link to external audio codec via BT controller. The Wi-Fi throughput can go up to 150Mbps in theory by using 1x1 802.11n b/g/n SISO technology and Bluetooth can support BT4.2.

6223A-SRD uses highly integrated Wi-Fi/BT single chip based on advanced COMS process. integrates whole Wi-Fi/BT function blocks into a chip, such as SDIO/UART, MAC, BB, AFE, RFE, PA, EEPROM and LDO/SWR, except fewer passive components remained on PCB.

This compact module is a total solution for a combination of Wi-Fi + BT technologies. The module is specifically developed for Smart phones and Portable devices.

1.2 Description

Model Name	6223A-SRD
Product Description	Support Wi-Fi/Bluetooth functionalities
Dimension	L x W : 12 x 12 mm
Wi-Fi Interface	Support SDIO V2.0
BT Interface	UART / PCM
OS supported	Android /Linux/ Win CE /iOS /XP/WIN7/WIN10
Operating temperature	-10 ℃ to 70 ℃
Storage temperature	-40 ℃ to 85 ℃

2. Features

General

- Compatible with Bluetooth V4.2 systems
- Enterprise level security which can apply WPA/WPA2 certification for Wi-Fi.

PHY Features

- Operate at ISM frequency bands (2.4GHz)
- IEEE standards support: IEEE 802.11b, IEEE 802.11g, IEEE 802.11n, IEEE 802.11d, IEEE 802.11e, IEEE 802.11h, IEEE 802.11i
- Wi-Fi 1 transmitter and 1 receiver allow data rates supporting up to 150 Mbps downstream and 150 Mbps upstream PHY rates

Host Interface


- SDIO for Wi-Fi and UART for Bluetooth
- PCM interface for audio data transmission via BT controller

Bluetooth Features


- Support Bluetooth 4.2 single mode
- Full-speed Bluetooth operation with Piconet and Scatternet support

3. Block Diagram

Single antenna type



Dual antenna type



4. General Specification

4.1 WI-FI Specification

Feature	Description	
WLAN Standard	IEEE 802.11 b/g/n Wi-Fi compliant	
Frequency Range	2.400 GHz ~ 2.4835 GHz (2.4 GHz ISM Band)	
Number of Channels	2.4GHz: Ch1 ~ Ch11	
Test Items	Typical Value	EVM
Output Power	802.11b /11Mbps : 16dBm \pm 2 dB	EVM \leq -10dB
	802.11g /54Mbps : 13dBm \pm 2 dB	EVM \leq -25dB
	802.11n /MCS7 : 12dBm \pm 2 dB	EVM \leq -28dB
Spectrum Mask	Meet with IEEE standard	
Freq. Tolerance	\pm 20ppm	
SISO Receive Sensitivity (11b,20MHz) @8% PER	- 1Mbps PER @ -91 dBm	\leq -83
	- 2Mbps PER @ -89 dBm	\leq -80
	- 5.5Mbps PER @ -86 dBm	\leq -79
	- 11Mbps PER @ -84 dBm	\leq -76
SISO Receive Sensitivity (11g,20MHz) @10% PER	- 6Mbps PER @ -87 dBm	\leq -85
	- 9Mbps PER @ -86 dBm	\leq -84
	- 12Mbps PER @ -84 dBm	\leq -82
	- 18Mbps PER @ -82 dBm	\leq -80
	- 24Mbps PER @ -79 dBm	\leq -77
	- 36Mbps PER @ -75 dBm	\leq -73
	- 48Mbps PER @ -71 dBm	\leq -69
SISO Receive Sensitivity (11n,20MHz) @10% PER	- 54Mbps PER @ -70 dBm	\leq -68
	- MCS=0 PER @ -87 dBm	\leq -85
	- MCS=1 PER @ -84 dBm	\leq -82
	- MCS=2 PER @ -82 dBm	\leq -80
	- MCS=3 PER @ -79 dBm	\leq -77
	- MCS=4 PER @ -75 dBm	\leq -73
	- MCS=5 PER @ -71 dBm	\leq -69
SISO Receive Sensitivity (11n,40MHz) @10% PER	- MCS=6 PER @ -70 dBm	\leq -68
	- MCS=7 PER @ -69 dBm	\leq -67
	- MCS=0, PER @ -84 dBm	\leq -82
	- MCS=1, PER @ -81 dBm	\leq -79
	- MCS=2, PER @ -79 dBm	\leq -77

	- MCS=3, PER @ -76 dBm	≤-74
	- MCS=4, PER @ -72 dBm	≤-70
	- MCS=5, PER @ -68 dBm	≤-66
	- MCS=6, PER @ -67 dBm	≤-65
	- MCS=7, PER @ -66 dBm	≤-64
Maximum Input Level	802.11b : -8 dBm	
	802.11g/n : -20 dBm	
Antenna Reference	FPC antennas with 1.7 dBi peak gain	

4.2 Bluetooth Specification

Feature	Description		
General Specification			
Bluetooth Standard	Bluetooth V4.2		
Host Interface	UART		
Antenna Reference	FPC antennas with 1.7 dBi peak gain		
Frequency Band	2400 MHz ~ 2483.5 MHz		
Number of Channels	40 channels		
Modulation	GFSK		
RF Specification			
	Min(dBm)	Typical(dBm)	Max(dBm)
Output Power (Class 1)	2	3	4
Sensitivity @ BER=0.1% for GFSK (1Mbps)		-89	
Maximum Input Level	GFSK (1Mbps):-20dBm		

5. ID setting information


WI-FI

Vendor ID	024C
Product ID	D723

6. Pin Definition

6.1 Pin Outline

< TOP VIEW >



6.2 Pin Definition details

NO.	Name	Type	Description	Voltage
1	AGND		Ground connections	
2	WL_BT_ANT	I/O	RF I/O port	
3	AGND		Ground connections	
4	NC		Floating (NC)	
5	NC		Floating (NC)	
6	HOST_WAKE_BT	I	Host to wake up Bluetooth device	VDDIO

7	BT_WAKE_HOST	O	Bluetooth device to wake up host. (muti function for Test mode configuration. pull high to test mode ; pull low to normal mode .when wifi power on this pin must keep low)	VDDIO
8	NC		Floating (NC)	
9	VBAT_IN	P	3.3±10% V Main power voltage source input	3.3V
10	NC		Floating (NC)	
11	NC		Floating (NC)	
12	WL_DIS#	I	Pull high: ON , Pull low: OFF External pull low can disable WL	3.3V
13	WL_HOST_WAKE	O	WLAN to wake up HOST	VDDIO
14	SD_D2	I/O	SDIO data line 2	
15	SD_D3	I/O	SDIO data line 3	
16	SD_CMD	I/O	SDIO command line	
17	SD_CLK	I	SDIO clock line	
18	SD_D0	I/O	SDIO data line 0	
19	SD_D1	I/O	SDIO data line 1	
20	AGND		Ground connections	
21	NC		Floating(NC)	
22	VDDIO	P	I/O Voltage supply input	VDDIO
23	NC		Floating (NC)	
24	SUSCLK_IN	I	External Clock input(32.768kHz). Can keep NC.	
25	PCM_OUT	O	PCM Output	VDDIO
26	PCM_CLK	I/O	PCM Clock	VDDIO
27	PCM_IN	I	PCM Input	VDDIO
28	PCM_SYNC	O	PCM Sync	VDDIO
29	NC		Floating (NC)	
30	MAIN_XTAL_IN	O	Floating (NC)	
31	AGND		Ground connections	
32	ANT/NC		FG6223ASRD-W6 DUAL-ANTENNA RF Port Single antenna type can Floating (NC)	
33	AGND		Ground connections	
34	BT_DIS#	I	Pull high: ON , Pull low: OFF External pull low can disable BT	3.3V
35	NC		Floating (NC)	
36	AGND		Ground connections	
37	NC		Floating (NC)	

38	NC		Floating (NC)	
39	NC		Floating (NC)	
40	NC		Floating (NC)	
41	UART_RTS		UART RTS, module side is Ground connections	
42	UART_OUT	O	UART Output	VDDIO
43	UART_IN	I	UART Input	VDDIO
44	UART_CTS	I	UART CTS,	VDDIO
45	AGND		Floating (NC)	

P:POWER I:INPUT O:OUTPUT VDDIO:3.3V

7. Electrical Specifications

7.1 Power Supply DC Characteristics

The digital IO supports VDD33 or VDD18 application.


	MIN	TYP	MAX	Unit
Operating Temperature	-10	25	70	deg.C
VCC33	3.0	3.3	3.6	V
VDDIO	1.62	1.8 or 3.3	3.6	V
ESD		3.5		KV

7.2 Power Consumption

<p>Power Consumption (Typical by using SWR)</p>	<p>Wi-Fi only:</p> <p>TX b mode 20MHz: 335 mA (max)</p> <p>RX b mode 20MHz: 80 mA (max)</p> <p>TX n mode 40MHz: 133 mA (max)</p> <p>RX n mode 40MHz: 53 mA (max)</p> <p>TX n mode 20MHz: 137 mA (max)</p> <p>RX n mode 20MHz: 47 mA (max)</p> <p>BT:</p> <p>TX: 101.8 mA (max)</p> <p>RX: 75.8 mA (max)</p> <p>IDEL: 50.5 mA (max)</p>
---	--

7.3 SDIO Power-on sequence

After power-on, the SDIO interface is selected by the RTL8723DS automatically when a valid SDIO command is received. To attain better SDIO host compatibility, the following power-on sequence is recommended.



Symbol	Description
T _{33ramp}	The 3.3V main power ramp up duration.
T _{18ramp}	The 1.8V main power ramp up duration.
T _{non_rdy}	SDIO Not Ready Duration. In this state, the RTL8723DS may respond to commands without the ready bit being set. After the ready bit is set, the host will initiate complete card detection procedure.
T _{en}	Interval between the rising point of 3.3V and WL_DIS#& BT_DIS# pull up with WL_DIS#& BT_DIS function enabled.

After main 3.3V ramp up and 1.8V ramp up, the power management unit is enabled by the power ready detection circuit. The power management unit enables the SDIO block. eFUSE is then autoloaded to SDIO circuits during the T_{non_rdy} duration. After CMD5/5/3/7 procedures, card detection is executed. When the driver has loaded, normal CMD52 and CMD53 are used.

	Min	Typical	Max	Unit
T _{33ramp}	0.2	0.5	2.5	ms
T _{18ramp}	0.2	0.5	2.5	ms
T _{non-rdy}	1	2	10	ms
T _{en}	-	0	-	ms

7.4 Interface Circuit time series


7.4.1 SDIO Pin Description

The module supports SDIO v2.0 signal level ranges form 1.8V to 3.3V.


SDIO Pin Description

SD 4-Bit Mode	
DATA0	Data Line 0
DATA1	Data Line 1 or Interrupt
DATA2	Data Line 2 or Read Wait
DATA3	Data Line 3
CLK	Clock
CMD	Command Line

7.4.2 SDIO Timing table



SDIO Interface Timing




SDIO High Speed Interface Timing

NO	Parameter	Mode		MIN	MAX	Unit
f _{pp}	Clock Frequency	DEF		0	25	MHz
		HS		0	50	MHz
T _{wL}	Clock Low Time	DEF		10	-	ns
		HS		7	-	ns
T _{wH}	Clock High Time	DEF		10	-	ns
		HS		7	-	ns
T _{ISU}	Input Setup Time	DEF		5	-	ns
		HS		6	-	ns
T _{IH}	Input Hold Time	DEF		5	-	ns
		HS		2	-	ns
T _{ODLY}	Output Delay Time	DEF	During Data Transfer Mode	-	14	ns
			During Identification Mode	-	50	
		HS		-	14	ns
NO	Parameter	Mode		MIN	MAX	Unit
T _{OH}	Output Hold Time	HS		2.5	-	ns

7.4.3 module power-on&off time sequence

	Min	Typical	Max	Unit
T33 power on ramp	0.2	0.5	2.5	ms
T33 power off ramp	0.2	5	10	ms



Note:

1. 上下电时序请满足表格要求；

The power up ramp and power down ramp must meet the following table.

2. 上下电过程如有较长时间中间电压停留都会有几率导致 efuse 被窜写；


If climbing process for a long time during power-on and power-off , It may cause efuse to be overwritten.

3. 建议主芯片上电完成后，再给模组上电；


it is recommended to power on the module after platform side.

4.如有下图所示异常上下电时序，务必做相应调整符合时序规格；

If power on/off timing as below shown, must modify to meet the timing specification.



异常上电时序



异常下电时序

7.4.4 PCM interface

Symbol	Type	Pin NO	Description
PCM IN	I	27	PCM data input
PCM OUT	O	25	PCM data output
PCM SYNC	O	28	PCM synchronization control
PCM CLK	IO	26	PCM Clock

Module supports a PCM digital audio interface that is used for transmitting digital audio/voice data to /from

the audio codec.Features are supported as below:

- . Support Master and slave mode
- . Programmable long/short Frame sync
- . Support 8-bit A-law/u-law, and 13/16-bit linear PCM format
- . Support sign-extension and zero-padding for 8-bit and 13-bit samples
- . Support padding of audio gain to 13-bit samples
- . PCM master clock output:64,128,256,or512KHz
- . Supports SCO/ESCO link


7.4.5 UART interafce

Below shown the UART hci interface connection guide.


Uart signal level ranges from 1.8V to 3.3V. must meet with the VDDIO voltage level.

HCI 硬件流程控制管脚连接

- Host 有支持硬件流程控制的接法







- Host 不支持硬件流程控制的接法



8. Size reference

8.1 Module Picture


<p>L x W : 12 x 12 (+0.3/-0.1) mm</p>   <p>(-W1 type)</p>	
<p>FG6223ASRD-W7/W4 H: 2.1 (±0.2) mm FG6223ASRD-W1 H: 1.6 (±0.2) mm FG6223ASRD-W2 H: 1.9 (±0.2) mm FG6223ASRD-W6 H: 2.3 (±0.2) mm</p>	
<p>Weight</p>	<p>FG6223ASRD-W7/W4: 0.54g FG6223ASRD-W1: 0.39g FG6223ASRD-W2: 0.53g FG6223ASRD-W6: 0.59g</p>

8.3 List of certified information


Certification project	Certificate number
SRRC	CMIIT ID:2017DP6668(M)
FCC	2AATL-6223ASRD
CE	EC2009013S01
IC	24844-6223ASRD
NCC	TBD
KCC	R-R-Ozt-6223A-SRD
TELEC	R210-145946
Brazil	TBD
Argentina	TBD
Japan	TBD
BQB	D049930

8.4 Physical Dimensions

<TOP View>




8.5 Layout Recommendation



9. The Key Material List

Item	Part Name	Description	Manufacturer
1	Chipset	RTL8723DS-CG QFN48 4.4X4.4mm	Realtek
2	PCB	6223A-SRD 12X12mm 4L	XY-PCB,KX-PCB,SL-PCB,Sunlord, Truly
3	Crystal	2520 24MHz 12pF 10ppm	TST,HOSONIC,TKD,ECEC,JWT
4	Inductor	0603 2.2uH ,±20%, Isat/rms>250/850mA	Microgate,sunlord,cenke,ceaiya
5	Shielding	6223A-SRD shielding	信太,精力通,卓益

10. Reference Design




11. Recommended Reflow Profile

Referred to IPC/JEDEC standard.

Peak Temperature : <math><260^{\circ}\text{C}</math>

Number of Times : ≤ 2 times




12. RoHS compliance

All hardware components are fully compliant with EU RoHS directive

13. Package


13.1 Reel

A roll of 1500pcs



13.2 Carrier Tape Detail

ITEM	W	A0	B0	D	F	E	K0	P0	P2	P	T
DIM	24	12.45	12.45	1.50	11.5	1.75	2.60	4.0	2.0	16.0	0.30
TOLE	+0.3 -0.3	±0.10	±0.10	+0.1 -0.0	+0.1 -0.1	±0.1	±0.10	±0.1	±0.1	±0.1	±0.05



13.3 Packaging Detail

the take-up package



Using self-adhesive tape

Size of black tape: 24mm*32.6m the cover tape :21.3mm*32.6m

Color of plastic disc: blue



NY bag size:450mm*415mm




size : 350*350*35mm



The packing case size:360*210*370mm

13.4 Tray

Use pallet packaging for less than 300 pieces



14. Moisture sensitivity

The Modules is a Moisture Sensitive Device level 3, in according with standard IPC/JEDEC J-STD-020, take care

all the relatives requirements for using this kind of components.

Moreover, the customer has to take care of the following conditions:

- a) Calculated shelf life in sealed bag: 12 months at <math><40\text{ }^{\circ}\text{C}</math> and <math><90\%</math> relative humidity (RH)
- b) Environmental condition during the production: $30\text{ }^{\circ}\text{C}$ / 60% RH according to IPC/JEDEC J-STD-033A paragraph 5
- c) The maximum time between the opening of the sealed bag and the reflow process must be 168 hours if condition
- d) "IPC/JEDEC J-STD-033A paragraph 5.2" is respected
- e) Baking is required if conditions b) or c) are not respected
- f) Baking is required if the humidity indicator inside the bag indicates 10% RH or more

15. FCC warning

1.1 List of applicable FCC rules:

The module complies with FCC Part 15.247.

1.2 Summarize the specific operational use conditions:

The module has been certified for Fix, Mobile applications.

This transmitter must not be co - located or operating in conjunction with any other antenna or transmitter.

1.3 Limited module procedures:

The module has its own RF shielding, which belong to signal module Standard requires:

Clear and specific instructions describing the conditions, limitations and procedures for third - parties to use and/or integrate the module into a host device (see Comprehensive integration instructions below).

Resolve: Supply example as follows:

Installation Notes:

- 1) 6223A-SRD Module Power supply range is DC 3.3V~3.6V, when you use 6223A-SRD Module design product, the power supply cannot exceed this range.
- 2) When connect 6223A-SRD Module to the host device, the host device must be power off.
- 3) Make sure the module pins correctly installed.
- 4) Make sure that the module does not allow users to replace or demolition.

1.4 Trace antenna designs:

Not applicable.

1.5 RF exposure considerations:

This equipment complies with FCC RF radiation exposure limits set forth for an uncontrolled environment. The antenna(s) used for this transmitter must not be collocated or operating in conjunction with any other antenna or transmitter.

Note: the host product manuals must include a statement in order to alert the users of FCC RF exposure compliance.

1.6 Antennas

FPC antenna, 1.7dBi

The antenna is permanently attached, can't be replaced.

1.7 Label and compliance information

This device complies with part 15 of the FCC rules. Operation is subject to the following two conditions:

- (1) this device may not cause harmful interference, and
- (2) this device must accept any interference received, including interference that may cause undesired operation.

Warning: Changes or modifications to this unit not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

The system integrator must place an exterior label on the outside of the final product housing the 6223A-SRD Modules. Below is the content that must be included on this label.

The host product Labeling Requirements:

NOTICE: The host product must make sure that FCC labeling requirements are met. This includes clearly visible exterior label on the outside of the final product housing that displays the contents shown in below:

Contains FCC ID: 2AATL-6223ASRD

1.8 Information on test modes and additional testing requirements:

When testing host product, the host manufacture should follow FCC KDB Publication 996369 D04 Module Integration Guide for testing the host products. The host manufacturer may operate their product during the measurements. In setting up the configurations, if the pairing and call box options for testing does not work, then the host product manufacturer should coordinate with the module manufacturer for access to test mode software.

1.9 Additional testing, Part 15 Subpart B disclaimer:

The modular transmitter is only FCC authorized for the specific rule parts (FCC Part 15.247) list on the grant, and that the host product manufacturer is responsible for compliance to any other FCC rules that apply to the host not covered by the modular transmitter grant of certification.

The final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed when contains digital circuitry.

1.10 Information on test modes and additional testing requirements:

When testing host product, the host manufacture should follow FCC KDB Publication 996369 D04 Module Integration Guide for testing the host products. The host manufacturer may operate their product during the measurements.

The antenna(s) used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be collocated or operating in conjunction with any other antenna or transmitter, End-Users must be provided with transmitter operation conditions for satisfying RF exposure compliance.