






DDR 1.5V




Enable Thread = 1.2v




3.3V




上电顺序 VDD_SNVS- VCC_1P375V-(DDR_1_5V 2P5V)- 3P3V




OPT RTC



RTC







NOTE:
Using bit swapping for DATA bus to allow easy pcb routing.


When using data bit swapping the low order bit of each byte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration.

Example D0 to D0 or D0 to D8, and D1-7 can be swapped.


When swapping byte lanes on 16-bit memories, remember to move the DQM#, DQSx, and DQSx_8 signals for that byte lane.




SATA




PCIe




RGMII




USB OTG/HOST



HDMI INTERFACE





LVDS





NVCC LVDS2P5 must be powered even if the LVDS IF is not used for the DDR IO power supply is also got from NVCC_LVDS2P5 !!!





5.0V DC-DC






5.0V DC-DC








3.3V DC-DC




WATCH DOG







File	<Temp>
D	Document Number
D	<Doc>
Doc	Friday, July 24, 2015
Doc	Page 8 of 17






Layout Note :- VPLLGD and VGND need a separate return path to DGND near the power supply and separate from each other.


ALSb = '1' : I2C ADDRESS = (0x42 | R/w) (Default)
ALSb = '0' : I2C ADDRESS = (0x40 | R/w)








Title	<Title>	Rev	<Rev>
Size	Document Number		
C	<Doc>		
Date	Friday, July 24, 2015	Sheet	10 of 17

Boot Configuration Select







4 AUD3_RXD <>> AUD3_RXD
4 AUD3_TXD <>> AUD3_TXD
4 AUD3_TXFS <>> AUD3_TXFS
4 AUD3_TXC <>> AUD3_TXC
4 GPIO0 <>> CCM_CLK01
4 GPIO1 <>> STANDBY
4 GPIO2 <>> MUTE










功率45W，靠板边放置


File	<Title>	Rev	<RevCode>
Doc C	Document Number	Rev	<RevCode>
Date	Friday, July 24, 2015	Sheet	13 of 17










GPS Receiver



Title	<Title>	Rev	<RevCode>
Size	Document Number		
C	<Doc>		
Date:	Friday, July 24, 2015	Sheet	15 of 17





Title <Title>		
Size D	Document Number <Doc>	Rev <Rev/Code>
Date	Friday, July 24, 2015	Sheet 17 of 17