

nRF52832 Product Specification v1.3

Key features

- 2.4 GHz transceiver
 - -96 dBm sensitivity in *Bluetooth** low energy mode
 - 2 Mbps Bluetooth® low energy mode
 - 1 Mbps, 2 Mbps supported data rates
 - TX power -20 to +4 dBm in 4 dB steps
 - Single-pin antenna interface
 - 5.3 mA peak current in TX (0 dBm)
 - 5.4 mA peak current in RX
 - RSSI (1 dB resolution)
- ARM® Cortex®-M4 32-bit processor with FPU, 64 MHz
 - 215 EEMBC CoreMark® score running from flash memory
 - 58 μA/MHz running from flash memory
 - 51.6 µA/MHz running from RAM
 - Data watchpoint and trace (DWT), embedded trace macrocell (ETM), and instrumentation trace macrocell (ITM)
 - Serial wire debug (SWD)
 - Trace port
- Flexible power management
 - Supply voltage range 1.7 V–3.6 V
 - Fully automatic LDO and DC/DC regulator system
 - Fast wake-up using 64 MHz internal oscillator
 - 0.3 μA at 3 V in OFF mode
 - 0.7 μ A at 3 V in OFF mode with full 64 kB RAM retention
 - * 1.9 μA at 3 V in ON mode, no RAM retention, wake on RTC
- Memory
 - 512 kB flash/64 kB RAM
- 256 kB flash/32 kB RAM
- Nordic SoftDevice ready
- Support for concurrent multi-protocol
- Type 2 near field communication (NFC-A) tag with wakeup-on-field and touchto-pair capabilities
- 12-bit, 200 ksps ADC 8 configurable channels with programmable gain
- 64 level comparator
- 15 level low power comparator with wakeup from System OFF mode
- Temperature sensor
- 32 general purpose I/O pins
- 3x 4-channel pulse width modulator (PWM) units with EasyDMA
- Digital microphone interface (PDM)
- 5x 32-bit timers with counter mode
- Up to 3x SPI master/slave with EasyDMA
- Up to 2x I2C compatible 2-Wire master/slave
- I2S with EasyDMA
- UART (CTS/RTS) with EasyDMA
- Programmable peripheral interconnect (PPI)
- Quadrature decoder (QDEC)
- AES HW encryption with EasyDMA
- Autonomous peripheral operation without CPU intervention using PPI and EasyDMA
- 3x real-time counter (RTC)
- External system
 - Single crystal operation
 - On-chip balun (single-ended RF)
 - Few external components
- Package variants
 - QFN48 package, 6 × 6 mm
 - WLCSP package, 3.0 × 3.2 mm

Applications

- Internet of Things (IoT)
 - Home automation
 - Sensor networks
 - Building automation
 - Industrial
 - Rotail

Personal area networks

- Health/fitness sensor and monitor devices
 - Medical devices
 - Key fobs and wrist watches

Interactive entertainment devices

- Remote controls
- Gaming controllers

Beacon

A4WP wireless chargers and devices

- Remote control toys
- . Computer peripherals and I/O devices
- Mouse
 - Keyboard
 - Multi-touch trackpad
 - Gaming

All rights reserved.



Contents

2 About this document 10 2.1 Peripheral naming and abbreviations	T Revision history	9	
2.2 Register tables 10 2.3 Registers 11 3 Block diagram 12 4 Pin assignments 13 4.1 QFN48 pin assignments 15 4.3 GPIO usage restrictions 17 5 Absolute maximum ratings 19 6 Recommended operating conditions 20 7 CPU 21 7.1 Floating point interrupt 21 7.2 Electrical specification 21 7.3 CPU and support module configuration 23 8.1 RAM - Random access memory 23 8.2 Flash - Non-volatile memory 24 8.3 Memory 23 8.1 RAM - Random access memory 24 8.4 Instantiation 24 9 AHB multilayer 26 9.1 AHB multilayer 26 9.1 AHB multilayer 26 9.1 1 Wiften Non-volatile memory 26 11.1 Writing to Flash 29 11.2 Erasing a page in Flash 29 11.3 Writing to user information configuration registers (UICR) 29 11.4 Erasing user information configuration registers (UICR) 29 11.5 Erase all 3 11.6 Cache 30 11.7 Registers 30 11.8 Electrical specification 34 12.1 Registers 43 14 UICR — User information configuration registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral Interface 69 15.5 Tasks 69 15.4 Elicetrical specification 70 15.7 Shortcuts 70	2 About this document	10	
2.3 Registers 11 3 Block diagram 12 4 Pin assignments 13 4.1 QFN48 pin assignments 15 4.2 WLCSP ball assignments 15 4.3 GPIO usage restrictions 17 5 Absolute maximum ratings 19 6 Recommended operating conditions	2.1 Peripheral naming and abbreviati	ons	10
3 Block diagram 12	2.2 Register tables	10	
4 Pin assignments 13 4.1 QFN48 pin assignments 15 4.2 WLCSP ball assignments 15 4.3 GPIO usage restrictions 17 5 Absolute maximum ratings 19 6 Recommended operating conditions	2.3 Registers	11	
4.1 QFN48 pin assignments 13 4.2 WLCSP ball assignments 15 4.3 GPIO usage restrictions 17 5 Absolute maximum ratings 19 6 Recommended operating conditions	3 Block diagram	12	
4.1 QFN48 pin assignments 13 4.2 WLCSP ball assignments 15 4.3 GPIO usage restrictions 17 5 Absolute maximum ratings 19 6 Recommended operating conditions	4 Pin assignments	13	
4.2 WLCSP ball assignments 4.3 GPIO usage restrictions 7 Absolute maximum ratings 19 6 Recommended operating conditions		13	
4.3 GPIO usage restrictions 17 5 Absolute maximum ratings 19 6 Recommended operating conditions		15	
5 Absolute maximum ratings 19 6 Recommended operating conditions		17	
6 Recommended operating conditions	5 Absolute maximum ratings	19	
7 CPU 7.1 Floating point interrupt 7.2 Electrical specification 21 7.3 CPU and support module configuration	6 Recommended operating condit	ions	20
7.1 Floating point interrupt 7.2 Electrical specification 21 7.3 CPU and support module configuration	•		
7.2 Electrical specification 21 7.3 CPU and support module configuration	_		
7.3 CPU and support module configuration			
8 Memory 23 8.1 RAM - Random access memory 23 8.2 Flash - Non-volatile memory 24 8.3 Memory map 24 8.4 Instantiation 24 9 AHB multilayer 26 9.1 AHB multilayer priorities 26 10 EasyDMA 27 10.1 EasyDMA array list 28 11 NVMC — Non-volatile memory controller. 29 11.1 Writing to Flash 29 11.2 Erasing a page in Flash 29 11.3 Writing to user information configuration registers (UICR). 29 11.4 Erasing user information configuration registers (UICR). 29 11.5 Erase all 30 11.6 Cache 30 11.7 Registers 30 11.8 Electrical specification 33 12 BPROT — Block protection 34 12.1 Registers 34 13 FICR — Factory information configuration registers 43 13.1 Registers 43 14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral registers 69 15.5 Tasks 69 <			22
8.1 ŘAM - Random access memory 23 8.2 Flash - Non-volatile memory 24 8.3 Memory map 24 8.4 Instantiation 24 9 AHB multilayer 26 9.1 AHB multilayer 26 10 EasyDMA 27 10.1 EasyDMA 27 11.1 Writing to Flash 29 11.2 Erasing a page in Flash 29 11.3 Writing to user information configuration registers (UICR)			
8.2 Flash - Non-volatile memory 24 8.3 Memory map 24 8.4 Instantiation 24 9 AHB multilayer 26 9.1 AHB multilayer priorities 26 10 EasyDMA 27 10.1 EasyDMA array list 28 11 NVMC — Non-volatile memory controller 29 11.1 Writing to Flash 29 11.2 Erasing a page in Flash 29 11.3 Writing to user information configuration registers (UICR) 29 11.4 Erasing user information configuration registers (UICR) 29 11.5 Erase all 30 11.6 Cache 30 11.7 Registers 30 11.8 Electrical specification 33 12 BPROT — Block protection 34 12.1 Registers 34 13 FICR — Factory information configuration registers 43 14 UICR — User information configuration registers 54 15 Peripheral interface 68 15.1 Peripheral interface 68 15.2 Peripheral swith shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 1	•		
8.3 Memory map 8.4 Instantiation 24 9 AHB multilayer 9.1 AHB multilayer priorities 26 10 EasyDMA 27 10.1 EasyDMA 27 10.1 EasyDMA array list 28 11 NVMC — Non-volatile memory controller	•		
8.4 Instantiation 24 9 AHB multilayer 26 9.1 AHB multilayer priorities 26 10 EasyDMA 27 10.1 EasyDMA array list 28 11 NVMC — Non-volatile memory controller	·		
9 AHB multilayer 26 9.1 AHB multilayer priorities 26 10 EasyDMA 27 10.1 EasyDMA array list 28 11 NVMC — Non-volatile memory controller	• •		
9.1 AHB multilayer priorities 26 10 EasyDMA 27 10.1 EasyDMA array list 28 11 NVMC — Non-volatile memory controller			
10 EasyDMA 27 10.1 EasyDMA array list 28 11 NVMC — Non-volatile memory controller		-	
10.1 EasyDMA array list 28 11 NVMC — Non-volatile memory controller			
11 NVMC — Non-volatile memory controller			
11.1 Writing to Flash 29 11.2 Erasing a page in Flash 29 11.3 Writing to user information configuration registers (UICR)			20
11.2 Erasing a page in Flash 29 11.3 Writing to user information configuration registers (UICR)			<i>E</i> J
11.3 Writing to user information configuration registers (UICR) 29 11.4 Erasing user information configuration registers (UICR) 29 11.5 Erase all 30 11.6 Cache 30 11.7 Registers 30 11.8 Electrical specification 33 12 BPROT — Block protection 34 12.1 Registers 34 13 FICR — Factory information configuration registers 43 14 UICR — User information configuration registers 54 15 Peripheral interface 68 15.1 Peripheral interface 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70	-		
11.4 Erasing user information configuration registers (UICR) 29 11.5 Erase all 30 11.6 Cache 30 11.7 Registers 30 11.8 Electrical specification 33 12 BPROT — Block protection 34 12.1 Registers 34 13 FICR — Factory information configuration registers 43 14 UICR — User information configuration registers 54 14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70			29
11.5 Erase all 30 11.6 Cache 30 11.7 Registers 30 11.8 Electrical specification 33 12 BPROT — Block protection 34 12.1 Registers 34 13 FICR — Factory information configuration registers 43 13.1 Registers 43 14 UICR — User information configuration registers 54 14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70			
11.6 Cache 30 11.7 Registers 30 11.8 Electrical specification 33 12 BPROT — Block protection 34 12.1 Registers 34 13 FICR — Factory information configuration registers 43 13.1 Registers 43 14 UICR — User information configuration registers 54 14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70			
11.7 Registers 30 11.8 Electrical specification 33 12 BPROT — Block protection 34 12.1 Registers 34 13 FICR — Factory information configuration registers 43 14 UICR — User information configuration registers 54 14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70			
11.8 Electrical specification 33 12 BPROT — Block protection 34 12.1 Registers 34 13 FICR — Factory information configuration registers 43 14 UICR — User information configuration registers 54 14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70	11.7 Registers	30	
12.1 Registers 34 13 FICR — Factory information configuration registers 43 13.1 Registers 43 14 UICR — User information configuration registers 54 14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70		33	
12.1 Registers 34 13 FICR — Factory information configuration registers 43 13.1 Registers 43 14 UICR — User information configuration registers 54 14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70	12 BPROT — Block protection	34	
13 FICR — Factory information configuration registers 43 13.1 Registers 43 14 UICR — User information configuration registers 54 14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70	•	34	
13.1 Registers 43 14 UICR — User information configuration registers 54 14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70		nfiguration registers	43
14 UICR — User information configuration registers		=	
14.1 Registers 54 15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70		guration registers	54
15 Peripheral interface 68 15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70			······································
15.1 Peripheral ID 68 15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70	<u> </u>		
15.2 Peripherals with shared ID 68 15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70	<u>-</u>		
15.3 Peripheral registers 69 15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70			
15.4 Bit set and clear 69 15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70	•		
15.5 Tasks 69 15.6 Events 70 15.7 Shortcuts 70			
15.6 Events 70 15.7 Shortcuts 70			
15.7 Shortcuts 70			



16	Debug and trace	72	
	16.1 DAP - Debug Access Port	72	
	16.2 CTRL-AP - Control Access Port	73	
	16.3 Debug interface mode	74	
	16.4 Real-time debug	74	
	16.5 Trace	75	
17	Power and clock management	76	
	17.1 Current consumption scenarios	76	
18	POWER — Power supply	78	
	18.1 Regulators	78	
	18.2 System OFF mode	79	
	18.3 System ON mode	80	
	18.4 Power supply supervisor	80	
	18.5 RAM sections	82	
	18.6 Reset	82 83	
	18.7 Retained registers 18.8 Reset behavior	83	
	18.9 Registers	83	
	18.10 Electrical specification	99	
19	CLOCK — Clock control	101	
	19.1 HFCLK clock controller	101	
	19.2 LFCLK clock controller	103	
	19.3 Registers	105	
	19.4 Electrical specification	109	
20	GPIO — General purpose input/e	output1	11
	20.1 Pin configuration	1 1 1	
	20.2 GPIO located near the RADIO	113	
	20.3 Registers	113	
	20.4 Electrical specification	154	
21	GPIOTE — GPIO tasks and ever	nts1	57
	21.1 Pin events and tasks	157	
	21.2 Port event	158	
		on	58
	21.4 Registers	158	
22	21.5 Electrical specification	167	co
22	Pri — Programmable pempheral		
	22.1 Dre programmed channels		68
	22.1 Pre-programmed channels	169	00
23	22.2 Registers	169 169	00
23	22.2 Registers RADIO — 2.4 GHz Radio	169 169 205	00
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA	169 169	00
23	22.2 Registers RADIO — 2.4 GHz Radio	169 169 205 205	00
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration	169 169 205 205 206	00
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length	169 169 205 205 206 207	00
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC	169 169 205 205 206 207 207 207	00
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC 23.7 Radio states	169 169 205 205 206 207 207 207 208 209	00
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC 23.7 Radio states 23.8 Transmit sequence	169 169 205 205 206 207 207 207 208 209	00
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC 23.7 Radio states 23.8 Transmit sequence 23.9 Receive sequence	169 169 205 205 206 207 207 207 208 209 211	
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC 23.7 Radio states 23.8 Transmit sequence 23.9 Receive sequence 23.10 Received Signal Strength Indica	169 169 205 205 206 207 207 207 208 209 211 tor (RSSI)	
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC 23.7 Radio states 23.8 Transmit sequence 23.9 Receive sequence 23.10 Received Signal Strength Indica 23.11 Interframe spacing	169 169 205 205 206 207 207 207 208 209 211 tor (RSSI)	
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC 23.7 Radio states 23.8 Transmit sequence 23.9 Receive sequence 23.10 Received Signal Strength Indica 23.11 Interframe spacing 23.12 Device address match	169 169 205 205 206 207 207 207 208 209 211 tor (RSSI)	
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC 23.7 Radio states 23.8 Transmit sequence 23.9 Receive sequence 23.10 Received Signal Strength Indica 23.11 Interframe spacing 23.12 Device address match 23.13 Bit counter	169 169 205 205 206 207 207 207 208 209 211 tor (RSSI)	
23	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC 23.7 Radio states 23.8 Transmit sequence 23.9 Receive sequence 23.10 Received Signal Strength Indica 23.11 Interframe spacing 23.12 Device address match 23.13 Bit counter 23.14 Registers	169 169 205 205 206 207 207 207 208 209 211 tor (RSSI)	
	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC 23.7 Radio states 23.8 Transmit sequence 23.9 Receive sequence 23.10 Received Signal Strength Indica 23.11 Interframe spacing 23.12 Device address match 23.13 Bit counter	169 205 205 206 207 207 207 208 209 211 tor (RSSI)	
	22.2 Registers RADIO — 2.4 GHz Radio 23.1 EasyDMA 23.2 Packet configuration 23.3 Maximum packet length 23.4 Address configuration 23.5 Data whitening 23.6 CRC 23.7 Radio states 23.8 Transmit sequence 23.9 Receive sequence 23.10 Received Signal Strength Indica 23.11 Interframe spacing 23.12 Device address match 23.13 Bit counter 23.14 Registers 23.15 Electrical specification	169 205 205 206 207 207 207 208 209 211 tor (RSSI)	



	24.3 Task delays	235
	24.4 Task priority	235
	24.5 Registers	235
	24.6 Electrical specification	241
25	RTC — Real-time counter	242
	25.1 Clock source	242
	25.2 Resolution versus overflow and	I the PRESCALER242
	25.3 COUNTER register	243
	25.4 Overflow features	243
	25.5 TICK event	243
	25.6 Event control feature	244
	25.7 Compare feature	244
	25.8 TASK and EVENT jitter/delay	246
	25.9 Reading the COUNTER register	er 248
	25.10 Registers	248
	25.11 Electrical specification	254
26	RNG — Random number gener	rator255
	26.1 Bias correction	255
	26.2 Speed	255
	26.3 Registers	255
	26.4 Electrical specification	257
27	TEMP — Temperature sensor	258
	27.1 Registers	258
	27.2 Electrical specification	263
28		ook mode encryption264
	28.1 Shared resources	264
	28.2 EasyDMA	264
	28.3 ECB data structure	264
	28.4 Registers	265
	28.5 Electrical specification	266
29	CCM — AES CCM mode encry	•
	29.1 Shared resources	268
	29.2 Encryption	268
	29.3 Decryption	268
		ent operation269
		n radio transmit mode
		radio receive mode270
	29.7 CCM data structure	271
	29.8 EasyDMA and ERROR event	272 272
20	29.9 Registers	
3 0		esolver276
	30.1 Shared resources	276
	30.2 EasyDMA	276
	30.3 Resolving a resolvable address	s 276 RADIO packet reception with address resolution using
	AAR	277
	30.5 IRK data structure	277
	30.6 Registers	278
	30.7 Electrical specification	280
31	·	face master with EasyDMA281
J 1	31.1 Shared resources	281
	31.2 EasyDMA	282
	31.3 SPI master transaction sequence	
	31.4 Low power	284
	31.5 Master mode pin configuration	284
	31.6 Registers	285
	31.7 Electrical specification	290
	=poomoanom	



32	SPIS — Serial peripheral interfac	ce slave with EasyDMA29	92
	32.1 Shared resources	292	
	32.2 EasyDMA	292	
	32.3 SPI slave operation	293	
	32.4 Pin configuration	294	
	32.5 Registers	295	
	32.6 Electrical specification	303	
33	TWIM — I ² C compatible two-wire	interface master with EasyDMA30	05
	33.1 Shared resources	306	
	33.2 EasyDMA	306	
	33.3 Master write sequence	307	
	33.4 Master read sequence	308	
	33.5 Master repeated start sequence		
	33.6 Low power	310	
	33.7 Master mode pin configuration	310	
	33.8 Registers	310	
24	33.9 Electrical specification	317	40
34		interface slave with EasyDMA3	19
	34.1 Shared resources	321	
	34.2 EasyDMA	321	24
		command3	
	34.5 Master repeated start sequence	323	22
	34.6 Terminating an ongoing TWI trans	saction3	2/
	34.7 Low power	324	۷7
	34.8 Slave mode pin configuration	324	
	34.9 Registers	325	
	34.10 Electrical specification	331	
35		us receiver/transmitter with EasyDMA 33	3
•	35.1 Shared resources	333	•
	35.2 EasyDMA	333	
	35.3 Transmission	334	
	35.4 Reception	334	
	35.5 Error conditions	336	
	35.6 Using the UARTE without flow co	ontrol3	36
	35.7 Parity configuration	336	
	35.8 Low power	336	
	35.9 Pin configuration	337	
	35.10 Registers	337	
	35.11 Electrical specification	345	
36	QDEC — Quadrature decoder	347	
	36.1 Sampling and decoding	347	
	36.2 LED output	348	
	36.3 Debounce filters	348	
	36.4 Accumulators	349	
	36.5 Output/input pins	349	
	36.6 Pin configuration	349	
	36.7 Registers	350	
	36.8 Electrical specification	356	
37	• •		57
	37.1 Shared resources	357	
	37.2 Overview	357	
	37.3 Digital output	358	
	37.4 Analog inputs and channels	359	
	37.5 Operation modes	359	
	37.6 EasyDMA	361	
	37.7 Resistor ladder	362	



	37.8 Reference	363
	37.9 Acquisition time	363
	37.10 Limits event monitoring	364
	37.11 Registers	365
	37.12 Electrical specification	389
	37.13 Performance factors	391
38	COMP — Comparator	392
	38.1 Shared resources	393
	38.2 Differential mode	393
	38.3 Single-ended mode	394
	38.4 Pin configuration	396
	38.5 Registers	396
	38.6 Electrical specification	401
39	LPCOMP — Low power compara	tor403
	39.1 Shared resources	404
	39.2 Pin configuration	404
	39.3 Registers	405
	39.4 Electrical specification	409
40	WDT — Watchdog timer	410
	40.1 Reload criteria	410
	40.2 Temporarily pausing the watchdoo	g410
	40.3 Watchdog reset	410
	40.4 Registers	411
	40.5 Electrical specification	415
41	SWI — Software interrupts	416
	41.1 Registers	416
42	NFCT — Near field communication	on tag417
	42.1 Overview	417
	42.2 Pin configuration	419
	42.3 EasyDMA	419
	42.4 Collision resolution	420
	42.5 Frame timing controller	421
		400
	42.6 Frame assembler	422
	42.7 Frame disassembler	423
	42.7 Frame disassembler 42.8 Antenna interface	423 424
	42.7 Frame disassembler42.8 Antenna interface42.9 NFCT antenna recommendations	423 424 424
	42.7 Frame disassembler42.8 Antenna interface42.9 NFCT antenna recommendations42.10 Battery protection	423 424 424 424
	42.7 Frame disassembler42.8 Antenna interface42.9 NFCT antenna recommendations42.10 Battery protection42.11 References	423 424 424 424 425
	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers	423 424 424 424 425 425
42	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification	423 424 424 424 425 425 436
43	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation	423 424 424 424 425 425 436 n interface
43	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator	423 424 424 425 425 436 n interface
43	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation	423 424 424 425 425 436 n interface
43	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter	423 424 424 425 425 436 n interface
43	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA	423 424 424 425 425 436 n interface
43	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example	423 424 424 424 425 425 436 n interface 437 437 438 438 438
43	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example 43.6 Pin configuration	423 424 424 424 425 425 436 n interface 437 437 437 438 438 439 439
43	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example 43.6 Pin configuration 43.7 Registers	423 424 424 424 425 425 436 n interface
	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example 43.6 Pin configuration 43.7 Registers 43.8 Electrical specification	423 424 424 424 425 425 436 n interface
	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example 43.6 Pin configuration 43.7 Registers 43.8 Electrical specification I²S — Inter-IC sound interface	423 424 424 424 425 425 436 n interface
	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example 43.6 Pin configuration 43.7 Registers 43.8 Electrical specification I*S — Inter-IC sound interface 44.1 Mode	423 424 424 424 425 425 436 n interface 437 437 438 438 438 439 440 444 446 446
	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example 43.6 Pin configuration 43.7 Registers 43.8 Electrical specification I ² S — Inter-IC sound interface 44.1 Mode 44.2 Transmitting and receiving	423 424 424 424 425 425 436 n interface
	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example 43.6 Pin configuration 43.7 Registers 43.8 Electrical specification I ² S — Inter-IC sound interface 44.1 Mode 44.2 Transmitting and receiving 44.3 Left right clock (LRCK)	423 424 424 424 425 425 436 n interface
	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example 43.6 Pin configuration 43.7 Registers 43.8 Electrical specification I*S — Inter-IC sound interface 44.1 Mode 44.2 Transmitting and receiving 44.3 Left right clock (LRCK) 44.4 Serial clock (SCK)	423 424 424 424 425 425 436 n interface
	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example 43.6 Pin configuration 43.7 Registers 43.8 Electrical specification I*S — Inter-IC sound interface 44.1 Mode 44.2 Transmitting and receiving 44.3 Left right clock (LRCK) 44.4 Serial clock (SCK) 44.5 Master clock (MCK)	423 424 424 425 425 436 n interface
	42.7 Frame disassembler 42.8 Antenna interface 42.9 NFCT antenna recommendations 42.10 Battery protection 42.11 References 42.12 Registers 42.13 Electrical specification PDM — Pulse density modulation 43.1 Master clock generator 43.2 Module operation 43.3 Decimation filter 43.4 EasyDMA 43.5 Hardware example 43.6 Pin configuration 43.7 Registers 43.8 Electrical specification I*S — Inter-IC sound interface 44.1 Mode 44.2 Transmitting and receiving 44.3 Left right clock (LRCK) 44.4 Serial clock (SCK)	423 424 424 424 425 425 436 n interface



	44.8 Module operation	452	
	44.9 Pin configuration	453	
	44.10 Registers	454	
	44.11 Electrical specification	461	
45	MWU — Memory watch unit	462	
	45.1 Registers	462	
46	EGU — Event generator unit	489	
	46.1 Registers	489	
	46.2 Electrical specification	495	
47	PWM — Pulse width modulation		
••	47.1 Wave counter	496	
	47.2 Decoder with EasyDMA	499	
	47.3 Limitations	504	
	47.4 Pin configuration	504	
	47.5 Registers	505	
	47.6 Electrical specification	513	
48	·	master	. 514
70	48.1 Functional description	514	. 0 1 4
	48.2 Registers	517	
	48.3 Electrical specification	520	
40		nterface	522
43	49.1 Functional description	522	JZZ
	49.2 Master mode pin configuration	522	
	49.3 Shared resources	523	
	49.4 Master write sequence	523	
	49.5 Master read sequence	524	
	49.6 Master repeated start sequence	525	
	49.7 Low power	526	
	49.8 Registers	526	
	49.9 Electrical specification	530	
50		s receiver/transmitter	532
	50.1 Functional description	532	
	50.2 Pin configuration	532	
	50.3 Shared resources	533	
	50.4 Transmission	533	
	50.5 Reception	533	
	50.6 Suspending the UART	534	
	50.7 Error conditions	534	
	50.8 Using the UART without flow con-	trol	535
	50.9 Parity configuration	535	
	50.10 Registers	535	
	50.11 Electrical specification	540	
51	Mechanical specifications	541	
	51.1 QFN48 6 x 6 mm package	541	
	51.2 WLCSP package	542	
52	Ordering information	543	
	52.1 IC marking	543	
	52.2 Box labels	543	
	52.3 Order code	544	
	52.4 Code ranges and values	544	
	52.5 Product options	545	
53	Reference circuitry	546	
		48 with internal LDO setup	546
		48 with DC/DC regulator setup	
		48 with DC/DC regulator and NFC setup	
		rnal LDO setup	
	53.5 Schematic CIAA WI CSP with DC	/DC regulator setup	550



53.6 Schematic CIAA WLCSP with D	C/DC regulator and NFC setup551
53.7 PCB guidelines	551
53.8 PCB layout example	552
54 Liability disclaimer	554
54.1 RoHS and REACH statement	554
54.2 Life support applications	554



1 Revision history

Date	Version	Description
February 2017	1.3	The following content has been added or updated:
		RADIO — 2.4 GHz Radio on page 205: Introduced 2 Mbps Bluetooth* low energy mode.
		 FICR — Factory information configuration registers on page 43: Updated INFO.PACKAGE register (new package added).
		 UARTE: Corrected the pin configuration table.
		PPI — Programmable peripheral interconnect on page 168: Timing information corrected.
Combanaban 2016	1.2	Updated the liability disclaimer.
September 2016	1.2	Updated the following:
		 Power and clock management, Current consumption: Ultra-low power on page 77.
		Power, <i>Current consumption, sleep</i> on page 99
July 2016	1.1	Added documentation for nRF52832 CIAA WLCSP.
		Added or updated the following content:
		Cover: Added Key features.
		Pin assignments on page 13: Added WLCSP ball assignments. Moved GPIO usage restrictions here from GPIO/Notes on usage and restrictions.
		Absolute maximum ratings on page 19: Added environmental information for WLCSP to the table.
		 Memory on page 23: Added QFAB and CIAA information to the table.
		 FICR — Factory information configuration registers on page 43: Updated INFO.PACKAGE register. UICR: Updated APPROTECT register.
		Debug and trace on page 72: Updated DAP - Debug access port.
	•	POWER — Power supply on page 78: Updated Pin reset.
		CLOCK — Clock control on page 101: Updated information on external 32 kHz clock support.
		GPIO — General purpose input/output on page 111: Added GPIO located near the RADIO.
		 RADIO — 2.4 GHz Radio on page 205: Updated Figure 29 and Interframe spacing.
		CCM: Updated SCRATCHPTR register.
		SPIM: Updated Master mode pin configuration.
		UARTE: Added RXDRDY and TXDRDY events.
		• NFCT: Updated Electrical specifications.
		 PWM — Pulse width modulation on page 496: Updated SEQ[1].REFRESH register.
		 Mechanical specifications on page 541: Added WLCSP package.
		Ordering information on page 543: Updated with CIAA and QFAB information.
		Reference circuitry on page 546: QFAB information added. CIAA WLCSP schematics added.
February 2016	1.0	added. First release.



2 About this document

This Product Specification is organized into chapters based on the modules and peripherals that are available in this IC.

The peripheral descriptions are broken into separate sections that include the following information:

- · A detailed functional description of the peripheral.
- Register configuration for the peripheral
- Electrical specification tables providing the specified limits of the chip when tested under the conditions defined in the Recommended operating conditions on page 20

2.1 Peripheral naming and abbreviations

Every peripheral has a unique capitalized name or an abbreviation of its name, e.g. TIMER, used for identification and reference. This name is used in chapter headings and references, and it will appear in the ARM® Cortex® Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMER0. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.

2.2 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three colored rows describe the position and size of the different fields in the register. The following rows describe the fields in more detail.

2.2.1 Fields and values

The Id (Field Id) row specifies the bits that belong to the different fields in the register.

A blank space means that the field is reserved and that it is read as undefined, and must be written as '0' to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column.

If a field has enumerated values, then every value will be identified with a unique value id in the **Value Id** column. Single-bit bit fields may, however, omit the **Value Id** when values can be substituted with a Boolean type enumerator range, for example, True/False, Disable/Enable, On/Off, and so on.

Values are usually provided as decimal or hexadecimal. Hex values have a '0x' prefix, decimal values have no prefix.

The **Value** column can be populated in the following ways:

- Individual enumerated values, for example, 1, 3, 9.
- Range of values, e.g. [0..4], that is, all values from and including 0 and 4.
- Implicit values. If no values are indicated in the **Value** column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

If two or more fields are closely related, the **Value** Id, **Value**, and **Description** may be omitted for all but the first field. Subsequent fields will indicate inheritance with "..".

When an item is marked with the word **Deprecated**, it means this is an attribute applied to a feature to indicate that it should not be used for new designs.



2.3 Registers

Table 1: Register Overview

Register	Offset	Description
DUMMY	0x514	Example of a register controlling a dummy feature

2.3.1 **DUMMY**

Address offset: 0x514

Example of a register controlling a dummy feature

Bit number		31	30	29 2	28 2	27 2	26 2	5 24	23	22 :	21 2	20 1	9 1	8 17	' 16	5 15	14	13	12	11	10	9	8	7 (6 5	4	3	2	1 0
Id						D	D C) D					(С	С								В						A A
Reset 0x00050002		0	0	0	0	0	0 0	0	0	0	0	0 () 1	١ ٥	1	0	0	0	0	0	0	0	0) (0 0	0	0	0	1 0
Id RW Field Valu	ue Id	Va	lue						De	scrip	otio	n																	
A RW FIELD_A									Exa	amp	le o	f a fi	ield	witl	ı se	ver	al e	nur	nera	itec	l val	lue	S						
Disa	bled	0							The	e ex	amp	ole f	eatı	ure i	s di	sab	led												
Non	malMode	1							The	e ex	amp	ole f	eatı	ure i	s er	nabl	ed	in n	orm	al r	nod	le							
Exte	endedMode	2							The	e ex	amp	le f	eatı	ure i	s er	nabl	ed	alo	ng w	ith	exti	ra f	unct	ion	ality	,			
B RW FIELD_B									Exa	amp	le o	f a d	lepr	eca	ted	fiel	d										Dep	rec	cated
Disa	bled	0							The	e ov	erri	de fe	eatı	ure i	s di	sab	led												
Enal	bled	1							The	e ov	erri	de f	eatı	ıre i	s er	nabl	ed												
C RW FIELD_C									Exa	amp	le o	f a fi	ield	wit	n a	vali	d ra	nge	of	valu	ıes								
Vali	dRange	[2.	.7]						Exa	amp	le o	fallo	owe	ed va	lue	s fo	r th	nis f	ield										
D RW FIELD D									Fxa	amp	او م	f a fi	ield	wit	າກາ	re	stri	ctio	n or	th	e va	lue	ς						



3 Block diagram

This block diagram illustrates the overall system. Arrows with white heads indicate signals that share physical pins with other signals.




Figure 1: Block diagram



4 Pin assignments

Here we cover the pin assignments for each variant of the chip.

4.1 QFN48 pin assignments




Figure 2: QFN48 pin assignments, top view

Table 2: QFN48 pin assignments

Pin	Name	Туре	Description
Left Side of chip			
1	DEC1	Power	0.9 V regulator digital supply decoupling
2	P0.00	Digital I/O	General purpose I/O
	XL1	Analog input	Connection for 32.768 kHz crystal (LFXO)
3	P0.01	Digital I/O	General purpose I/O
	XL2	Analog input	Connection for 32.768 kHz crystal (LFXO)
4	P0.02	Digital I/O	General purpose I/O
	AIN0	Analog input	SAADC/COMP/LPCOMP input
5	P0.03	Digital I/O	General purpose I/O
	AIN1	Analog input	SAADC/COMP/LPCOMP input
6	P0.04	Digital I/O	General purpose I/O
	AIN2	Analog input	SAADC/COMP/LPCOMP input
7	P0.05	Digital I/O	General purpose I/O
	AIN3	Analog input	SAADC/COMP/LPCOMP input
8	P0.06	Digital I/O	General purpose I/O
9	P0.07	Digital I/O	General purpose I/O



Pin	Name	Туре	Description
10	P0.08	Digital I/O	General purpose I/O
11	NFC1	NFC input	NFC antenna connection
	P0.09	Digital I/O	General purpose I/O¹
12	NFC2	NFC input	NFC antenna connection
	P0.10	Digital I/O	General purpose I/O¹
Bottom side of chip		_	
13	VDD	Power	Power supply
14	P0.11	Digital I/O	General purpose I/O
15	P0.12	Digital I/O	General purpose I/O
16	P0.13	Digital I/O	General purpose I/O
17	P0.14	Digital I/O	General purpose I/O
	TRACEDATA[3]		Trace port output
18	P0.15	Digital I/O	General purpose I/O
	TRACEDATA[2]		Trace port output
19	P0.16	Digital I/O	General purpose I/O
		5 , .	
	TRACEDATA[1]		Trace port output
20	P0.17	Digital I/O	General purpose I/O
21	P0.18	Digital I/O	General purpose I/O
	TRACEDATA[0] / SWO		Single wire output
			Trace port output
22	P0.19	Digital I/O	General purpose I/O
23	P0.20	Digital I/O	General purpose I/O
23		Digital I/O	
	TRACECLK		Trace port clock output
24	P0.21	Digital I/O	General purpose I/O
	nRESET		Configurable as pin reset
Right Side of chip			
25	SWDCLK	Digital input	Serial wire debug clock input for debug
			and programming
26	SWDIO	Digital I/O	Serial wire debug I/O for debug and
			programming
27	P0.22	Digital I/O	General purpose I/O ²
28	P0.23	Digital I/O	General purpose I/O ²
29	P0.24	Digital I/O	General purpose I/O ²
30	ANT	RF	Single-ended radio antenna connection
31	VSS	Power	Ground (Radio supply)
32	DEC2	Power	1.3 V regulator supply decoupling (Radio
			supply)
33	DEC3	Power	Power supply decoupling
34	XC1	Analog input	Connection for 32 MHz crystal
35	XC2	Analog input	Connection for 32 MHz crystal
36	VDD	Power	Power supply
Top side of chip			
37	P0.25	Digital I/O	General purpose I/O ²
38	P0.26	Digital I/O	General purpose I/O ²
39	P0.27	Digital I/O	General purpose I/O ²
40	P0.28	Digital I/O	General purpose I/O ²
	AIN4	Analog input	SAADC/COMP/LPCOMP input
41	P0.29	Digital I/O	General purpose I/O ²
-		-	
	AIN5	Analog input	SAADC/COMP/LPCOMP input
42	P0.30	Digital I/O	General purpose I/O ²
42	P0.30 AIN6	Digital I/O Analog input	General purpose I/O ² SAADC/COMP/LPCOMP input
42			
42	AIN6	Analog input	SAADC/COMP/LPCOMP input



Pin	Name	Туре	Description
44	NC		No connect
			Leave unconnected
45	VSS	Power	Ground
46	DEC4	Power	1.3 V regulator supply decoupling
			Input from DC/DC regulator
			Output from 1.3 V LDO
47	DCC	Power	DC/DC regulator output
48	VDD	Power	Power supply
Bottom of chip			
Die pad	VSS	Power	Ground pad
			Exposed die pad must be connected
			to ground (VSS) for proper device
			operation.

4.2 WLCSP ball assignments




Figure 3: WLCSP ball assignments, top view

Table 3: WLCSP ball assignments

Ball	Name		Description
A1	XC2	Analog input	Connection for 32 MHz crystal
A2	DEC2	Power	1.3 V regulator supply decoupling (Radio
			supply)
A3	P0.28	Digital I/O	General purpose I/O ³
	AIN4	Analog input	SAADC/COMP/LPCOMP input
A4	P0.29	Digital I/O	General purpose I/O ³
	AIN5	Analog input	SAADC/COMP/LPCOMP input
A5	P0.30	Digital I/O	General purpose I/O ³
	AIN6	Analog input	SAADC/COMP/LPCOMP input
A6	DEC4	Power	1.3 V regulator supply decoupling
			Input from DC/DC converter. Output
			from 1.3 V LDO
A7	VDD	Power	Power supply
B2	XC1	Analog input	Connection for 32 MHz crystal
B3	P0.25	Digital I/O	General purpose I/O ³

¹ See GPIO located near the radio on page 17 for more information.

² See NFC antenna pins on page 17 for more information.



Ball	Name		Description
B4	P0.27	Digital I/O	General purpose I/O ³
B5	P0.31	Digital I/O	General purpose I/O ³
	AIN7	Analog input	SAADC/COMP/LPCOMP input
B6	DCC	Power	DC/DC converter output
В7	DEC1	Power	0.9 V regulator digital supply decoupling
C2	DEC3	Power	Power supply decoupling
C3	NC	N/A	Not connected
C4	VSS	Power	Ground
C5	VSS	Power	Ground
C6	P0.02	Digital I/O	General purpose I/O
	AIN0	Analog input	SAADC/COMP/LPCOMP input
C7	P0.01	Digital I/O	General purpose I/O
Ci	F0.01	Digitaliyo	General purpose 1/0
	XL2	Analog input	Connection for 32.768 kHz crystal (LFXO)
D1	ANT	RF	Single-ended radio antenna connection
D2	VSS_PA	Power	Ground (Radio supply)
D3	P0.26	Digital I/O	General purpose I/O ³
D6	P0.03	Digital I/O	General purpose I/O
	AIN1	Analog input	SAADC/COMP/LPCOMP input
D7	P0.00	Digital I/O	General purpose I/O
	VI 4	-	
F4	XL1	Analog input	Connection for 32.768 kHz crystal (LFXO)
E1	P0.24	Digital I/O	General purpose I/O ³
E2	P0.23	Digital I/O	General purpose I/O ³
E3	VSS	Power	Ground
E6	P0.04	Digital I/O	General purpose I/O
	AIN2	Analog input	SAADC/COMP/LPCOMP input
E7	P0.05	Digital I/O	General purpose I/O
	AIN3	Analog input	SAADC/COMP/LPCOMP input
F1	SWDCLK	Digital input	Serial wire debug clock input for debug
		0 · · · · · · · · · · · · · · · · · · ·	and programming
F2	P0.22	Digital I/O	General purpose I/O ³
F3	P0.19	Digital I/O	General purpose I/O
F4	P0.11	Digital I/O	General purpose I/O
F5	VSS	Power	Ground
F6	P0.07	Digital I/O	General purpose I/O
F7	P0.06	Digital I/O	General purpose I/O
G1	SWDIO	Digital I/O	Serial wire debug I/O for debug and
G1	3000	Digitaliyo	programming
G2	P0.20	Digital I/O	General purpose I/O
GZ	P0.20	Digital I/O	General purpose 1/0
	TRACECLK		Trace port clock output
G3	P0.17	Digital I/O	General purpose I/O
G4	P0.13	Digital I/O	General purpose I/O
G5	NFC2	NFC input	NFC antenna connection
	P0.10	Digital I/O	General purpose I/O ⁴
G6	NFC1	NFC input	NFC antenna connection
67	P0.09	Digital I/O	General purpose I/O ⁴
G7	P0.08	Digital I/O	General purpose I/O
H1	P0.21	Digital I/O	General purpose I/O
	nRESET		Configurable as pin reset
H2	P0.18	Digital I/O	General purpose I/O
	TRACEDATA[0]		Trace port output
Н3	PO.16	Digital I/O	General purpose I/O
113		Digital I/O	
	TRACEDATA[1]		Trace port output
H4	P0.15	Digital I/O	General purpose I/O



Ball	Name		Description
	TRACEDATA[2]		Trace port output
H5	P0.14	Digital I/O	General purpose I/O
	TRACEDATA[3]		Trace port output
Н6	P0.12	Digital I/O	General purpose I/O
H7	VDD	Power	Power supply

4.3 GPIO usage restrictions

4.3.1 GPIO located near the radio

Radio performance parameters, such as sensitivity, may be affected by high frequency digital I/O with large sink/source current close to the Radio power supply and antenna pins.

Table 4: GPIO recommended usage for QFN48 package on page 17 and Table 5: GPIO recommended usage for WLCSP package on page 17 identify some GPIO that have recommended usage guidelines to maximize radio performance in an application.

Table 4: GPIO recommended usage for QFN48 package

Pin	GPIO	Recommended usage
27	P0.22	Low drive, low frequency I/O only.
28	P0.23	
29	P0.24	
37	P0.25	
38	P0.26	
39	P0.27	
40	P0.28	
41	P0.29	
42	P0.30	
43	P0.31	

Table 5: GPIO recommended usage for WLCSP package

Pin	GPIO	Recommended usage
F2	P0.22	Low drive, low frequency I/O only.
E2	P0.23	
E1	P0.24	
B3	P0.25	
D3	P0.26	
B4	P0.27	
A3	P0.28	
A4	P0.29	
A5	P0.30	
B5	P0.31	

4.3.2 NFC antenna pins

Two physical pins can be configured either as NFC antenna pins (factory default), or as GPIOs, as shown below.

Table 6: GPIO pins used by NFC

NFC pad name	GPIO	
NFC1	P0.09	
NFC1 NFC2	P0.10	

When configured as NFC antenna pins, the GPIOs on those pins will automatically be set to DISABLE state and a protection circuit will be enabled preventing the chip from being damaged in the presence of a strong NFC field. The protection circuit will short the two pins together if voltage difference exceeds approximately 2 V.

³ See GPIO located near the radio on page 17 for more information.

⁴ See NFC antenna pins on page 17 for more information.



For information on how to configure these pins as normal GPIOs, see *NFCT* — *Near field communication tag* on page 417 and *UICR* — *User information configuration registers* on page 54. Note that the device will not be protected against strong NFC field damage if the pins are configured as GPIO and an NFC antenna is connected to the device. The pins will always be configured as NFC pins during power-on reset until the configuration is set according to the UICR register.

These two pins will have some limitations when configured as GPIO. The pin capacitance will be higher on these pins, and there is some current leakage between the two pins if they are driven to different logical values. To avoid leakage between the pins when configured as GPIO, these GPIOs should always be at the same logical value whenever entering one of the device power saving modes. See *Electrical specification*.



5 Absolute maximum ratings

Maximum ratings are the extreme limits to which the chip can be exposed for a limited amount of time without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the device.

Table 7: Absolute maximum ratings

	Min.	Max.	Unit
Supply voltages			
VDD	-0.3	+3.9	V
VSS		0	V
I/O pin voltage			
V _{I/O} , VDD ≤3.6 V	-0.3	VDD + 0.3 V	V
$V_{I/O}$, VDD >3.6 V	-0.3	3.9 V	V
NFC antenna pin current			
I _{NFC1/2}		80	mA
Radio			
RF input level		10	dBm
Environmental QFN48, 6×6 mm package			
Storage temperature	-40	+125	°C
MSL (moisture sensitivity level)		2	
ESD HBM (human body model)		4	kV
ESD CDM (charged device model)		1000	V
Environmental WLCSP, 3.0×3.2 mm package			
Storage temperature	-40	+125	°C
MSL		1	
ESD HBM		2	kV
ESD CDM		500	V
Flash memory			
Endurance	10 000		Write/erase cycles
Retention	10 years at 40°C		





6 Recommended operating conditions

The operating conditions are the physical parameters that the chip can operate within.

Table 8: Recommended operating conditions

Symbol	Parameter	Notes	Min.	Nom.	Max.	Units
VDD	Supply voltage, independent of DCDC enable		1.7	3.0	3.6	V
t _{R_VDD}	Supply rise time (0 V to 1.7 V)				60	ms
TA	Operating temperature		-40	25	85	°C

Important: The on-chip power-on reset circuitry may not function properly for rise times longer than the specified maximum.



7 CPU

The ARM® Cortex®-M4 processor with floating-point unit (FPU) has a 32-bit instruction set (Thumb®-2 technology) that implements a superset of 16 and 32-bit instructions to maximize code density and performance.

This processor implements several features that enable energy-efficient arithmetic and high-performance signal processing including:

- · Digital signal processing (DSP) instructions
- Single-cycle multiply and accumulate (MAC) instructions
- · Hardware divide
- 8 and 16-bit single instruction multiple data (SIMD) instructions
- Single-precision floating-point unit (FPU)

The ARM Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM Cortex processor series is implemented and available for the M4 CPU.

Real-time execution is highly deterministic in thread mode, to and from sleep modes, and when handling events at configurable priority levels via the Nested Vectored Interrupt Controller (NVIC).

Executing code from flash will have a wait state penalty on the nRF52 Series. An instruction cache can be enabled to minimize flash wait states when fetching instructions. For more information on cache, see *Cache* on page 30. The section *Electrical specification* on page 21 shows CPU performance parameters including wait states in different modes, CPU current and efficiency, and processing power and efficiency based on the CoreMark® benchmark.

7.1 Floating point interrupt

The floating point unit (FPU) may generate exceptions when used due to e.g. overflow or underflow. These exceptions will trigger the FPU interrupt (see *Instantiation* on page 24). To clear the IRQ line when an exception has occurred, the relevant exception bit within the FPSCR register needs to be cleared. For more information about the FPSCR or other FPU registers, see *Cortex-M4 Devices Generic User Guide*.

7.2 Electrical specification

7.2.1 CPU performance

The CPU clock speed is 64 MHz. Current and efficiency data is taken when in System ON and the CPU is executing the CoreMark[™] benchmark. It includes power regulator and clock base currents. All other blocks are IDLE.

Symbol	Description	Min.	Тур.	Max.	Units
W _{FLASH}	CPU wait states, running from flash, cache disabled	0		2	
W _{FLASHCACHE}	CPU wait states, running from flash, cache enabled	0		3	
W _{RAM}	CPU wait states, running from RAM			0	
I _{DDFLASHCACHE}	CPU current, running from flash, cache enabled, LDO		7.4		mA
I _{DDFLASHCACHEDCDC}	CPU current, running from flash, cache enabled, DCDC 3V		3.7		mA
I _{DDFLASH}	CPU current, running from flash, cache disabled, LDO		8.0		mA
I _{DDFLASHDCDC}	CPU current, running from flash, cache disabled, DCDC 3V		3.9		mA
I _{DDRAM}	CPU current, running from RAM, LDO		6.7		mA
I _{DDRAMDCDC}	CPU current, running from RAM, DCDC 3V		3.3		mA
I _{DDFLASH/MHz}	CPU efficiency, running from flash, cache enabled, LDO		125		μΑ/
					MHz
I _{DDFLASHDCDC/MHz}	CPU efficiency, running from flash, cache enabled, DCDC 3V		58		μΑ/
					MHz



Symbol	Description	Min.	Тур.	Max.	Units
CM _{FLASH}	CoreMark ⁵ , running from flash, cache enabled		215		Core
$CM_{FLASH/MHz}$	CoreMark per MHz, running from flash, cache enabled		3.36		CoreN
					MHz
CM _{FLASH/mA}	CoreMark per mA, running from flash, cache enabled, DCDC 3V		58		Core
					mA

7.3 CPU and support module configuration

The ARM® Cortex®-M4 processor has a number of CPU options and support modules implemented on the device.

Option / Module	Description	Implemented
Core options		
NVIC	Nested Vector Interrupt Controller	37 vectors
PRIORITIES	Priority bits	3
WIC	Wakeup Interrupt Controller	NO
Endianness	Memory system endianness	Little endian
Bit Banding	Bit banded memory	NO
DWT	Data Watchpoint and Trace	YES
SysTick	System tick timer	YES
Modules		
MPU	Memory protection unit	YES
FPU	Floating point unit	YES
DAP	Debug Access Port	YES
ETM	Embedded Trace Macrocell	YES
ITM	Instrumentation Trace Macrocell	YES
TPIU	Trace Port Interface Unit	YES
ETB	Embedded Trace Buffer	NO
FPB	Flash Patch and Breakpoint Unit	YES
HTM	AHB Trace Macrocell	NO

⁵ Using IAR v6.50.1.4452 with flags --endian=little --cpu=Cortex-M4 -e --fpu=VFPv4_sp –Ohs --no_size_constraints



8 Memory

The nRF52832 contains flash and RAM that can be used for code and data storage.

The amount of RAM and flash will vary depending on variant, see Table 9: Memory variants on page 23.

Table 9: Memory variants

Device name	RAM	Flash	Comments
nRF52832-QFAA	64 kB	512 kB	
nRF52832-QFAB	32 kB	256 kB	
nRF52832-CIAA	64 kB	512 kB	

The CPU and the EasyDMA can access memory via the AHB multilayer interconnect. The CPU is also able to access peripherals via the AHB multilayer interconnect, as illustrated in *Figure 4: Memory layout* on page 23




Figure 4: Memory layout

See *AHB multilayer* on page 26 and *EasyDMA* on page 27 for more information about the AHB multilayer interconnect and the EasyDMA.

The same physical RAM is mapped to both the Data RAM region and the Code RAM region. It is up to the application to partition the RAM within these regions so that one does not corrupt the other.

8.1 RAM - Random access memory

The RAM interface is divided into multiple RAM AHB slaves.

Each RAM AHB slave is connected to two 4-kilobyte RAM sections, see Section 0 and Section 1 in *Figure 4: Memory layout* on page 23.

Each of the RAM sections have separate power control for System ON and System OFF mode operation, which is configured via RAM register (see the *POWER — Power supply* on page 78).



8.2 Flash - Non-volatile memory

The Flash can be read an unlimited number of times by the CPU, but it has restrictions on the number of times it can be written and erased and also on how it can be written.

Writing to Flash is managed by the Non-volatile memory controller (NVMC), see *NVMC — Non-volatile memory controller* on page 29.

The Flash is divided into multiple pages that can be accessed by the CPU via both the ICODE and DCODE buses as shown in, *Figure 4: Memory layout* on page 23. Each page is divided into 8 blocks.

8.3 Memory map

The complete memory map is shown in *Figure 5: Memory map* on page 24. As described in *Memory* on page 23, Code RAM and the Data RAM are the same physical RAM.




Figure 5: Memory map

8.4 Instantiation

Table 10: Instantiation table

ID	Base Address	Peripheral	Instance	Description	
0	0x40000000	CLOCK	CLOCK	Clock control	
0	0x40000000	POWER	POWER	Power control	
0	0x40000000	BPROT	BPROT	Block Protect	
1	0x40001000	RADIO	RADIO	2.4 GHz radio	
2	0x40002000	UARTE	UARTE0	Universal Asynchronous Receiver/Transmitter with EasyDMA	
2	0x40002000	UART	UARTO	Universal Asynchronous Receiver/Transmitter	Deprecated
3	0x40003000	SPIM	SPIM0	SPI master 0	
3	0x40003000	SPIS	SPIS0	SPI slave 0	
3	0x40003000	TWIM	TWIM0	Two-wire interface master 0	
3	0x40003000	TWI	TWI0	Two-wire interface master 0	Deprecated
3	0x40003000	SPI	SPI0	SPI master 0	Deprecated



ID	Base Address	Peripheral	Instance	Description	
3	0x40003000	TWIS	TWIS0	Two-wire interface slave 0	
4	0x40004000	SPIM	SPIM1	SPI master 1	
4	0x40004000	TWI	TWI1	Two-wire interface master 1	Deprecated
1	0x40004000	SPIS	SPIS1	SPI slave 1	Deprecated
1		TWIS		Two-wire interface slave 1	
	0x40004000		TWIS1		
1	0x40004000	TWIM	TWIM1	Two-wire interface master 1	
1	0x40004000	SPI	SPI1	SPI master 1	Deprecated
5	0x40005000	NFCT	NFCT	Near Field Communication Tag	
5	0x40006000	GPIOTE	GPIOTE	GPIO Tasks and Events	
7	0x40007000	SAADC	SAADC	Analog to digital converter	
3	0x40008000	TIMER	TIMER0	Timer 0	
)	0x40009000	TIMER	TIMER1	Timer 1	
10	0x4000A000	TIMER	TIMER2	Timer 2	
.1	0x4000B000	RTC	RTC0	Real-time counter 0	
.2	0x4000C000	TEMP	TEMP	Temperature sensor	
.3	0x4000D000	RNG	RNG	Random number generator	
4	0x4000E000	ECB	ECB	AES Electronic Code Book (ECB) mode block encryption	
.5	0x4000F000	CCM	CCM	AES CCM Mode Encryption	
5	0x4000F000	AAR	AAR	Acelerated Address Resolver	
6	0x40010000	WDT	WDT	Watchdog timer	
7	0x40011000	RTC	RTC1	Real-time counter 1	
8	0x40012000	QDEC	QDEC	Quadrature decoder	
9	0x40013000	LPCOMP	LPCOMP	Low power comparator	
9	0x40013000	COMP	COMP	General purpose comparator	
0	0x40014000	SWI	SWI0	Software interrupt 0	
0	0x40014000	EGU	EGU0	Event Generator Unit 0	
1	0x40015000	EGU	EGU1	Event Generator Unit 1	
1	0x40015000	SWI	SWI1	Software interrupt 1	
2	0x40016000	SWI	SWI2	Software interrupt 2	
2	0x40016000	EGU	EGU2	Event Generator Unit 2	
3	0x40017000	SWI	SWI3	Software interrupt 3	
3	0x40017000	EGU	EGU3	Event Generator Unit 3	
4	0x40018000	EGU	EGU4	Event Generator Unit 4	
4	0x40018000	SWI	SWI4	Software interrupt 4	
5	0x40019000	SWI	SWI5	Software interrupt 5	
5	0x40019000	EGU	EGU5	Event Generator Unit 5	
6	0x4001A000	TIMER	TIMER3	Timer 3	
7	0x4001B000	TIMER	TIMER4	Timer 4	
8	0x4001C000	PWM	PWM0	Pulse Width Modulation Unit 0	
9	0x4001D000	PDM	PDM	Pulse Density Modulation (Digital Microphone Interface)	
0	0x4001E000	NVMC	NVMC	Non-Volatile Memory Controller	
1	0x4001E000	PPI	PPI	Programmable Peripheral Interconnect	
2		MWU	MWU	,	
	0x40020000			Memory Watch Unit	
3	0x40021000	PWM	PWM1	Pulse Width Modulation Unit 1	
4	0x40022000	PWM	PWM2	Pulse Width Modulation Unit 2	
5 -	0x40023000	SPI	SPI2	SPI master 2	Deprecated
5	0x40023000	SPIS	SPIS2	SPI slave 2	
5	0x40023000	SPIM	SPIM2	SPI master 2	
6	0x40024000	RTC	RTC2	Real-time counter 2	
7	0x40025000	I2S	I2S	Inter-IC Sound Interface	
8	0x40026000	FPU	FPU	FPU interrupt	
1	0x50000000	GPIO	GPIO	General purpose input and output	Deprecated
	0x50000000	GPIO	P0	General purpose input and output	
			FICE	Factory Information Configuration	
I/A	0x10000000	FICR	FICR	Factory Information Configuration	



9 AHB multilayer

The CPU and all of the EasyDMAs are AHB bus masters on the AHB multilayer, while the RAM and various other modules are AHB slaves.

See Block diagram on page 12 for an overview of which peripherals implement EasyDMA.

The CPU has exclusive access to all AHB slaves except for the RAM that can also be accessed by the EasyDMA.

Access rights to each of the RAM AHB slaves are resolved using the priority of the different bus masters in the system

See AHB multilayer priorities on page 26 for information about the priority of the different AHB bus masters in the system. It is possible for two or more bus masters to have the same priority in cases where it is guaranteed by design that the related masters will never be able to access the same slave at the same time.

9.1 AHB multilayer priorities

Each master connected to the AHB multilayer is assigned a priority.

Table 11: AHB bus masters

Bus master name	Priority	Description
CPU	Highest priority	
SPIS1		Applies to SPIM1, SPIS1, TWIM1, TWIS1
RADIO		
CCM/ECB/AAR		
SAADC		
UARTE		
SERIALO		Applies to SPIMO, SPISO, TWIMO, TWISO
SERIAL2		Applies to SPIM2, SPIS2
NFCT		
12S		12S
PDM		PDM
PWM	Lowest priority	Applies to PWM0, PWM1, PWM2



10 EasyDMA

EasyDMA is an easy-to-use direct memory access module that some peripherals implement to gain direct access to Data RAM.

The EasyDMA is an AHB bus master similar to the CPU and it is connected to the AHB multilayer interconnect for direct access to the Data RAM. The EasyDMA is not able to access the Flash.

A peripheral can implement multiple EasyDMA instances, for example to provide a dedicated channel for reading data from RAM into the peripheral at the same time as a second channel is dedicated for writing data to the RAM from the peripheral. This concept is illustrated in *Figure 6: EasyDMA example* on page 27




Figure 6: EasyDMA example

An EasyDMA channel is usually exposed to the user in the form illustrated below, but some variations may occur:

```
READERBUFFER_SIZE 5
WRITERBUFFER_SIZE 6

uint8_t readerBuffer[READERBUFFER_SIZE] ____at___0x20000000;
uint8_t writerBuffer[WRITERBUFFER_SIZE] ___at___0x20000005;

// Configuring the READER channel
MYPERIPHERAL->READER.MAXCNT = READERBUFFER_SIZE;
MYPERIPHERAL->READER.PTR = &readerBuffer;

// Configure the WRITER channel
MYPERIPHERAL->WRITER.MAXCNT = WRITEERBUFFER_SIZE;
MYPERIPHERAL->WRITER.PTR = &writerBuffer;
```

This example shows a peripheral called MYPERIPHERAL that implements two EasyDMA channels, one for reading, called READER, and one for writing, called WRITER. When the peripheral is started, it is here assumed that the peripheral will read 5 bytes from the readerBuffer located in RAM at address 0x20000000, process the data and then write no more than 6 bytes back to the writerBuffer located in RAM at address 0x20000005. The memory layout of these buffers is illustrated in *Figure 7: EasyDMA memory layout* on page 28.



0x20000000	readerBuffer[0]	readerBuffer[1]	readerBuffer[2]	readerBuffer[3]
0x20000004	readerBuffer[4]	writerBuffer[0]	writerBuffer[1]	writerBuffer[2]
0x20000008	writerBuffer[3]	writerBuffer[4]	writerBuffer[5]	

Figure 7: EasyDMA memory layout

The EasyDMA channel's MAXCNT register cannot be specified larger than the actual size of the buffer. If, for example, the WRITER.MAXCNT register is specified larger than the size of the writerBuffer, the WRITER EasyDMA channel may overflow the writerBuffer.

After the peripheral has completed the EasyDMA transfer, the CPU can read the EasyDMA channel's AMOUNT register to see how many bytes that were transferred, e.g. it is possible for the CPU to read the MYPERIPHERAL->WRITER.AMOUNT register to see how many bytes the WRITER wrote to RAM.

10.1 EasyDMA array list

The EasyDMA is able to operate in a mode called array list.

The EasyDMA array list can be represented by the data structure ArrayList_type illustrated in the code example below.

This data structure includes only a buffer with size equal to READER.MAXCNT. EasyDMA will use the READER.MAXCNT register to determine when the buffer is full.

This array list does not provide a mechanism to explicitly specify where the next item in the list is located. Instead, it assumes that the list is organized as a linear array where items are located one after the other in RAM.

```
#define BUFFER_SIZE 4

typedef struct ArrayList
{
   uint8_t buffer[BUFFER_SIZE];
} ArrayList_type;

ArrayList_type ReaderList[3];

READER.MAXCNT = BUFFER_SIZE;
READER.PTR = &ReaderList;
```

READER.PTR = &ReaderList

0x20000000 : ReaderList[0]	buffer[0]	buffer[1]	buffer[2]	buffer[3]
0x20000004 : ReaderList[1]	buffer[0]	buffer[1]	buffer[2]	buffer[3]
0x20000008 : ReaderList[2]	buffer[0]	buffer[1]	buffer[2]	buffer[3]

Figure 8: EasyDMA array list



11 NVMC — Non-volatile memory controller

The Non-volatile memory controller (NVMC) is used for writing and erasing the internal Flash memory and the UICR.

Before a write can be performed, the NVMC must be enabled for writing in CONFIG.WEN. Similarly, before an erase can be performed, the NVMC must be enabled for erasing in CONFIG.EEN, see *CONFIG* on page 31. The user must make sure that writing and erasing are not enabled at the same time. Failing to do so may result in unpredictable behavior.

11.1 Writing to Flash

When writing is enabled, the Flash is written by writing a full 32-bit word to a word-aligned address in the Flash.

The NVMC is only able to write '0' to bits in the Flash that are erased, that is, set to '1'. It cannot write back a bit to '1'.

As illustrated in *Memory* on page 23, the Flash is divided into multiple pages that are further divided into multiple blocks. The same block in the Flash can only be written *n_{WRITE}* number of times before an erase must be performed using *ERASEPAGE* or *ERASEALL*. See the memory size and organization in *Memory* on page 23 for block size.

Only full 32-bit words can be written to Flash using the NVMC interface. To write less than 32 bits to Flash, write the data as a word, and set all the bits that should remain unchanged in the word to '1'. Note that the restriction about the number of writes (see above) still applies in this case.

The time it takes to write a word to the Flash is specified by t_{WRITE} . The CPU is halted while the NVMC is writing to the Flash.

Only word-aligned writes are allowed. Byte or half-word-aligned writes will result in a hard fault.

11.2 Erasing a page in Flash

When erase is enabled, the Flash can be erased page by page using the ERASEPAGE register.

After erasing a Flash page, all bits in the page are set to '1'. The time it takes to erase a page is specified by *terasepage*. The CPU is halted while the NVMC performs the erase operation.

11.3 Writing to user information configuration registers (UICR)

User information configuration registers (UICR) are written in the same way as Flash. After UICR has been written, the new UICR configuration will only take effect after a reset.

UICR can only be written n_{WRITE} number of times before an erase must be performed using ERASEUICR or ERASEALL.

The time it takes to write a word to the UICR is specified by t_{WRITE} . The CPU is halted while the NVMC is writing to the UICR.

11.4 Erasing user information configuration registers (UICR)

When erase is enabled, UICR can be erased using the ERASEUICR register.

After erasing UICR all bits in UICR are set to '1'. The time it takes to erase UICR is specified by *terasepage*. The CPU is halted while the NVMC performs the erase operation.



11.5 Erase all

When erase is enabled, the whole Flash and UICR can be erased in one operation by using the ERASEALL register. ERASEALL will not erase the factory information configuration registers (FICR).

The time it takes to perform an ERASEALL command is specified by $t_{ERASEALL}$ The CPU is halted while the NVMC performs the erase operation.

11.6 Cache

An instruction cache (I-Cache) can be enabled for the ICODE bus in the NVMC.

See the Memory map in *Memory map* on page 24 for the location of Flash.

A cache hit is an instruction fetch from the cache, and it has a 0 wait-state delay. The number of wait-states for a cache miss, where the instruction is not available in the cache and needs to be fetched from Flash, depends on the processor frequency and is shown in *CPU* on page 21

Enabling the cache can increase CPU performance and reduce power consumption by reducing the number of wait cycles and the number of flash accesses. This will depend on the cache hit rate. Cache will use some current when enabled. If the reduction in average current due to reduced flash accesses is larger than the cache power requirement, the average current to execute the program code will reduce.

When disabled, the cache does not use current and does not retain its content.

It is possible to enable cache profiling to analyze the performance of the cache for your program using the *ICACHECNF* register. When profiling is enabled, the *IHIT* and *IMISS* registers are incremented for every instruction cache hit or miss respectively. The hit and miss profiling registers do not wrap around after reaching the maximum value. If the maximum value is reached, consider profiling for a shorter duration to get correct numbers.

11.7 Registers

Table 12: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x4001E000	NVMC	NVMC	Non-Volatile Memory Controller		

Table 13: Register Overview

Register	Offset	Description	
READY	0x400	Ready flag	
CONFIG	0x504	Configuration register	
ERASEPAGE	0x508	Register for erasing a page in Code area	
ERASEPCR1	0x508	Register for erasing a page in Code area. Equivalent to ERASEPAGE.	Deprecated
ERASEALL	0x50C	Register for erasing all non-volatile user memory	
ERASEPCR0	0x510	Register for erasing a page in Code area. Equivalent to ERASEPAGE.	Deprecated
ERASEUICR	0x514	Register for erasing User Information Configuration Registers	
ICACHECNF	0x540	I-Code cache configuration register.	
IHIT	0x548	I-Code cache hit counter.	
IMISS	0x54C	I-Code cache miss counter.	

11.7.1 READY

Address offset: 0x400

Ready flag



Bit	numb	er		31 30	29	28	27	26	25	24	23 2	22 2	21 20	0 19	18	17	16	15	14 1	.3 1	2 11	10	9	8	7	6	5	4	3	2	1 0
Id																															Α
Res	et 0x(0000000		0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	Value	9						Des	crip	tior	١.																	
Α	R	READY						NV	MC	is r	ead	ly or	r bus	sy																	
			Busy	0		NV	MC	is b	usy	(or	n-goi	ing v	vrite	e or	era	se c	per	atio	n)												
			Ready	1				NV	MC	is r	ead	ly																			

11.7.2 **CONFIG**

Address offset: 0x504 Configuration register

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Id			АА														
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
Id RW Field	Value Id	Value	Description														
A RW WEN			Program memory access mode. It is strongly recommended														
			to only activate erase and write modes when they are actively														
			used. Enabling write or erase will invalidate the cache and keep														
			it invalidated.														
	Ren	0	Read only access														
	Wen	1	Write Enabled														
	Een	2	Erase enabled														

11.7.3 ERASEPAGE

Address offset: 0x508

Register for erasing a page in Code area

Bit	number		31	30	29	28	27	26	25	24	23	22	21 2	20 1	.9 1	8 1	7 1	6 1	.5 1	4 1	3 1	2 1	1 10	9	8	7	6	5	4	3	2	1	0
Id			A	A	Α	Α	Α	Α	Α	Α	A	ιA	АА	,	Δ ,	A A	4 /	Δ,	Α Α	Α /	A A	. 4	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	C	0	0 0	(0 (0 (0 (0	0 () (0	(0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Va	lue							De	cr	ptio	n																			
Α	RW ERASEPAGE	Register for starting erase of a page in Code area																															

The value is the address to the page to be erased. (Addresses of first word in page). Note that code erase has to be enabled by CONFIG.EEN before the page can be erased. Attempts to erase pages that are outside the code area may result in undesirable behaviour, e.g. the wrong page may be erased.

11.7.4 ERASEPCR1 (Deprecated)

Address offset: 0x508

Register for erasing a page in Code area. Equivalent to ERASEPAGE.

В	it n	umber		31	. 30	29	28	27	26	25	24	1 23	22	2 21	20 1	19 1	18 1	17 :	16	15	14 1	L3 1	2 1	1 1	0 9	8	7	6	5	4	3	2	1 ()
Ic	ł			A	A A	Α	Α	Α	Α	Α	Α	. ,	A A	AAA		A	A	Α	Α	Α	Α	A A	۸ ۸	A A	λ Α	A A	Α	Α	Α	Α	Α	Α	A	Α
R	ese	et 0x00000000		0	0	0	0	0	0	0	0	(0 0	0 0		0	0	0	0	0	0	0 () (0) (0	0	0	0	0	0	0	0 (0
Ic	i	RW Field	Value Id	Va	lue							De	SCI	riptic	n																			
									_												_													_

A RW ERASEPCR1

Register for erasing a page in Code area. Equivalent to ERASEPAGE.

11.7.5 ERASEALL

Address offset: 0x50C

Register for erasing all non-volatile user memory




Bit	number		31	30	29	28	27	26	25	24	23	22	21	. 20	19	18	3 17	7 1	5 1	5 1	.4 1	.3 :	12 :	l1 1	10	9	8	7	6	5	4	3	2	1	0
Id																																			Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	() (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Val	lue							De	escr	ipti	ion																					
Α	RW ERASEALL										Era	ase	all	nor	า-vc	olat	ile	me	mo	ry i	incl	udi	ng	UIC	R re	egis	ster	s. I	Not	e					
											th	at c	ode	e er	ase	ha	s to	be	er	nab	led	by	СО	NFI	G.E	EN	be	for	e th	ne					
											UI	CR	can	be	era	se	d.																		
		NoOperation	0								No	o op	era	itio	n																				
		Erase	1								Sta	art	chip	o er	ase	:																			

11.7.6 ERASEPCR0 (Deprecated)

Address offset: 0x510

Register for erasing a page in Code area. Equivalent to ERASEPAGE.



ERASEPAGE.

11.7.7 ERASEUICR

Address offset: 0x514

Register for erasing User Information Configuration Registers

Bit	number		31	1 30	29	28	3 27	7 26	5 25	5 24	4 2	3 22	2 2:	1 20	0 1	9 1	8 1	7 1	6 1	5 1	4 :	13 :	12 :	11 :	10	9	8	7	6	5	4	3	2	1	0
Id																																			Α
Res	et 0x00000000		0	0	0	0	0	0	0	0) C	0	0	0	0) () () () ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Va	alue							D	esc	ript	ior	1																				
Α	RW ERASEUICR										R	egis	ster	sta	rtir	ng e	ras	e o	f all	Us	er	Info	orm	atio	on (Cor	ıfig	ura	tior	ı					_
											R	egis	ster	s. N	lote	e th	at c	cod	e ei	ras	e ha	as t	o b	e ei	nab	led	by								
											C	ONI	FIG.	EEI	N b	efo	re t	he	UIC	R c	an	be	era	sed											
		NoOperation	0								N	0 0	per	atio	on																				
		Erase	1								St	tart	era	ise	of l	JIC	R																		

11.7.8 ICACHECNF

Address offset: 0x540

I-Code cache configuration register.

Bit number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW CACHEEN			Cache enable
	Disabled	0	Disable cache. Invalidates all cache entries.
	Enabled	1	Enable cache
B RW CACHEPROFEN			Cache profiling enable
	Disabled	0	Disable cache profiling
	Enabled	1	Enable cache profiling

11.7.9 IHIT

Address offset: 0x548
I-Code cache hit counter.



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Id		A A A A A A A A A A A A A A A A A A A					
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $					
Id RW Field	Value Id	Value Description					
A RW HITS		Number of cache hits					

11.7.10 IMISS

Address offset: 0x54C

I-Code cache miss counter.

Bit	number		31	1 30	29	28	27	7 26	5 25	5 2	4 2	23 2	22 2	21 2	0 19	18	3 17	7 16	15	14	13	12	11 1	LO	9	8	7	6	5	4	3 2	! 1	1 0
Id			,	ΑА	Α	Α	Α	. A	Α		Д	Α	A A	A A	Α	Д	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A		A A
Res	et 0x00000000		0	0	0	0	0	0	0) (0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0 0
Id	Id RW Field Value Id				:						D)es	crip	tior	1																		
Α	RW MISSES		Number of cache misses																														

11.8 Electrical specification

11.8.1 Flash programming

Symbol	Description	Min.	Тур.	Max.	Units
n _{write,block}	Amount of writes allowed in a block between erase			181	
t _{WRITE}	Time to write one word	67.5		338	μs
terasepage	Time to erase one page	2.05		89.7	ms
teraseall	Time to erase all flash	6.72		295.3	ms

11.8.2 Cache size

Symbol	Description	Min.	Тур.	Max.	Units
Size _{ICODE}	I-Code cache size		2048		Bytes



12 BPROT — Block protection

The mechanism for protecting non-volatile memory can be used to prevent application code from erasing or writing to protected blocks.

Non-volatile memory can be protected from erases and writes depending on the settings in the CONFIG registers. One bit in a CONFIG register represents one protected block of 4 kB. There are four CONFIG registers of 32 bits, which means there are 128 protectable blocks in total.

Important: If an erase or write to a protected block is detected, the CPU will hard fault. If an ERASEALL operation is attempted from the CPU while any block is protected, it will be blocked and the CPU will hard fault.

On reset, all the protection bits are cleared. To ensure safe operation, the first task after reset must be to set the protection bits. The only way of clearing protection bits is by resetting the device from any reset source.

The protection mechanism is turned off when in debug interface mode (a debugger is connected) and the DISABLEINDEBUG register is set to disable. For more information, see *Debug and trace* on page 72.




Figure 9: Protected regions of program memory

12.1 Registers

Table 14: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40000000	BPROT	BPROT	Block Protect	

Table 15: Register Overview

Register	Offset	Description	
CONFIG0	0x600	Block protect configuration register 0	
CONFIG1	0x604	Block protect configuration register 1	
DISABLEINDEBUG	0x608	Disable protection mechanism in debug interface mode	
	0x60C		Reserved
CONFIG2	0x610	Block protect configuration register 2	
CONFIG3	0x614	Block protect configuration register 3	



12.1.1 CONFIG0

Address offset: 0x600

Block protect configuration register 0

		protect configurati	on register 0		
Bit n	umbe	er		31 30 29 28 27 26 25 24	\$ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				fedcbaZY	XWVU T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x0	0000000		0 0 0 0 0 0 0 0	0000 000000000000000000000
ld	RW	Field	Value Id	Value	Description
A	RW	REGION0			Enable protection for region 0. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
В	RW	REGION1			Enable protection for region 1. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
С	RW	REGION2			Enable protection for region 2. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
D	RW	REGION3			Enable protection for region 3. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
E	RW	REGION4			Enable protection for region 4. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
F	RW	REGION5			Enable protection for region 5. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
G	RW	REGION6			Enable protection for region 6. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
Н	RW	REGION7			Enable protection for region 7. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
I	RW	REGION8			Enable protection for region 8. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
J	RW	REGION9			Enable protection for region 9. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
K	RW	REGION10			Enable protection for region 10. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
L	RW	REGION11			Enable protection for region 11. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
M	RW	REGION12			Enable protection for region 12. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
N	RW	REGION13			Enable protection for region 13. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
0	RW	REGION14			Enable protection for region 14. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enable
Р	RW	REGION15			Enable protection for region 15. Write '0' has no effect.
Р	RW	REGION15	Disabled	0	Enable protection for region 15. Write '0' has no effect. Protection disabled
Р	RW	REGION15	Disabled Enabled	0	
P Q		REGION15			Protection disabled



Bit n	umbe	r		31 30	0 29 :	28 27	26 25	5 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id									XWVU T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00	000000		0 0	0	0 0	0 0	0	0000 00000000000000000000
Id	RW F	ield	Value Id	Value	e				Description
			Enabled	1					Protection enable
R	RW	REGION17							Enable protection for region 17. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
S	RW	REGION18							Enable protection for region 18. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
Т	RW	REGION19							Enable protection for region 19. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
U	RW	REGION20							Enable protection for region 20. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
٧	RW	REGION21							Enable protection for region 21. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
W	RW	REGION22							Enable protection for region 22. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
Χ	RW	REGION23							Enable protection for region 23. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
Υ	RW	REGION24							Enable protection for region 24. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
Z	RW	REGION25							Enable protection for region 25. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
а	RW	REGION26							Enable protection for region 26. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
b	RW	REGION27							Enable protection for region 27. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
С	RW	REGION28							Enable protection for region 28. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
d	RW	REGION29							Enable protection for region 29. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
е	RW	REGION30							Enable protection for region 30. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable
f	RW	REGION31							Enable protection for region 31. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enable

12.1.2 CONFIG1

Address offset: 0x604

Block protect configuration register 1



	number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 1	
Id			fedcbaZYXWVUTSRQPONM	
	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000000000000
ld ^	RW Field	Value Id	Value Description	- 101 h
Α	RW REGION32	Disabled	Enable protection for region 32. Write O Protection disabled	e 'U' has no effect.
		Enabled	1 Protection enabled	
В	RW REGION33	Ellableu	Enable protection for region 33. Writing	o 'O' has no effect
Ь	NW REGIONSS	Disabled	0 Protection disabled	e o nas no enect.
		Enabled	1 Protection enabled	
С	RW REGION34	Lilabieu	Enable protection for region 34. Writing	e 'O' has no effect
	NW REGIONS4	Disabled	0 Protection disabled	o nas no enece.
		Enabled	1 Protection enabled	
D	RW REGION35	Liidoled	Enable protection for region 35. Writ-	e '0' has no effect.
_	W WESIGNSS	Disabled	0 Protection disabled	5 6 1145 116 6116641
		Enabled	1 Protection enabled	
E	RW REGION36		Enable protection for region 36. Writi	e '0' has no effect.
_		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
F	RW REGION37		Enable protection for region 37. Writ-	e '0' has no effect.
		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
G	RW REGION38		Enable protection for region 38. Writ	e '0' has no effect.
		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
Н	RW REGION39		Enable protection for region 39. Write	e '0' has no effect.
		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
ı	RW REGION40		Enable protection for region 40. Write	e '0' has no effect.
		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
J	RW REGION41		Enable protection for region 41. Write	e '0' has no effect.
		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
K	RW REGION42		Enable protection for region 42. Write	e '0' has no effect.
		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
L	RW REGION43		Enable protection for region 43. Write	e '0' has no effect.
		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
М	RW REGION44		Enable protection for region 44. Write	e '0' has no effect.
		Disabled	O Protection disabled	
		Enabled	1 Protection enabled	
N	RW REGION45		Enable protection for region 45. Write	e '0' has no effect.
		Disabled	O Protection disabled	
		Enabled	1 Protection enabled	
0	RW REGION46		Enable protection for region 46. Write	e '0' has no effect.
		Disabled	O Protection disabled	
		Enabled	1 Protection enabled	
Р	RW REGION47		Enable protection for region 47. Write	e '0' has no effect.
		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
Q	RW REGION48		Enable protection for region 48. Write	e '0' has no effect.
		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
R	RW REGION49		Enable protection for region 49. Write	e '0' has no effect.
		Disabled	0 Protection disabled	
		Enabled	1 Protection enabled	
				e '0' has no effect.



Bit r	numbe	er		31 30	29	28	27	26	25	24	23	22 2	1 2	0 19	1	8 1	7 1	.6	15	14	13	12	2 1	1 10	0 9	9 8		7 6	5 5	5 4	4	3	2	1	0
Id				f e																															
	et OxO	0000000		0 0																															
Id	RW		Value Id	Value			_					script								Ť	Ĭ	Ť													
		. 10.4	Disabled	0								tectio			hle	М																			
			Enabled	1								tectio																							
Т	RW	REGION51	Endored	-								able p					re	σin	n 5	1	\٨/١	ite	'n'	has	s no	n ef	ec.	ŀ							
•	11.00	REGIONSI	Disabled	0								tection					10	БЮ	11 5		•••	itt	Ü	iius	, 110	CI	cc								
			Enabled	1								tection																							
U	D\A/	REGION52	Enabled	1								able p						ai o	n E	2	١٨/،	ito	יחי	har	n	off									
U	NVV	REGIONSZ	Disabled	0								tection					16	gio	11 3	۷.	VVI	ite	U	IIds	110	en	ec								
			Enabled																																
.,	DIA	DECIONE3	Enabled	1								tectio								2	١.٨/.		101	L											
V	KVV	REGION53	D: 11 1									able p					re	gio	n 5	3.	VVI	ite	U	nas	s no	еп	ec								
			Disabled	0								tection																							
			Enabled	1								tection																							
W	RW	REGION54										able p					re	gio	n 5	4.	Wı	ite	'0'	has	nc	eff	ec								
			Disabled	0								tectio																							
			Enabled	1								tectio														-									
Х	RW	REGION55										able p					re	gio	n 5	5.	Wı	ite	'0'	has	nc	eff	ect	i.							
			Disabled	0								tectio																							
			Enabled	1								tectio																							
Υ	RW	REGION56										able p					re	gio	n 5	6.	Wı	ite	'0'	has	nc	eff	ect	Ι.							
			Disabled	0								tectio																							
			Enabled	1							Pro	tectio	on e	enak	ole	d																			
Z	RW	REGION57									Ena	able p	rot	ecti	on	for	re	gio	n 5	7.	Wı	ite	'0'	has	no	eff	ect	i.							
			Disabled	0							Pro	tectio	on (disa	ble	d																			
			Enabled	1							Pro	tectio	on e	enak	ole	d																			
а	RW	REGION58									Ena	able p	rot	ecti	on	for	re	gio	n 5	8.	Wı	ite	'0'	has	no	eff	ect								
			Disabled	0							Pro	tectio	on (disa	ble	d																			
			Enabled	1							Pro	tectio	on e	enak	ole	d																			
b	RW	REGION59									Ena	able p	rot	ecti	on	for	re	gio	n 5	9.	Wı	ite	'0'	has	no	eff	ect								
			Disabled	0							Pro	tectio	on (disa	ble	d																			
			Enabled	1							Pro	tectio	on e	enak	ole	d																			
С	RW	REGION60									Ena	able p	rot	ecti	on	for	re	gio	n 6	0.	Wı	ite	'0'	has	no	eff	ect	i.							
			Disabled	0							Pro	tectio	on (disa	ble	d																			
			Enabled	1							Pro	tectio	on e	enak	ole	d																			
d	RW	REGION61									Ena	able p	rot	ecti	on	for	re	gio	n 6	1.	Wı	ite	'0'	has	n	eff	ect	i.							
			Disabled	0							Pro	tectio	on (disa	ble	d																			
			Enabled	1							Pro	tectio	on e	enak	ole	d																			
e	RW	REGION62									Ena	able p	rot	ecti	on	for	re	gio	n 6	2.	Wı	ite	'0'	has	no	eff	ect								
			Disabled	0							Pro	tectio	on (disa	ble	d																			
			Enabled	1							Pro	tectio	on e	enak	ole	d																			
f	RW	REGION63									Ena	able p	rot	ecti	on	for	re	gio	n 6	3.	Wı	ite	'0	has	s no	ef	ec	t.							
			Disabled	0							Pro	tection	on (disa	ble	d																			
			Enabled	1							Pro	tectio	on e	enal	ole	d																			

12.1.3 DISABLEINDEBUG

Address offset: 0x608

Disable protection mechanism in debug interface mode

Bit number		31	. 30	29	28	3 27	7 2	6 2	25 2	24	23	22	2 21	L 21) 1	9 1	18	17	16	15	14	- 13	3 12	2 1	1 1	LO	9	8	7	6	5	4	3	2	1	0
Id																																				Α
Reset 0x00000001		0	0	0	0	0) (0 (0	0	0	0	0	C) (0	0	0	0	0	0	0	0	(0	0	0	0	0	0	0	0	0	0	0	1
Id RW Field	Value Id	Va	lue	:							De	scı	ript	ior	1																					
A RW DISABLEINDEBUG							D	Disa	ble	th:	ер	oro	tec	tio	n r	neo	cha	nis	m t	for	NV	M	reg	ion	ıs v	vhi	le i	n d	ebi	лg						Τ
										i	inte	erf	ace	m	od	e. 1	Γhi	s re	gis	ter	wil	Ιo	nly	dis	ab	le t	he									
		protection mechanism if the device is in debug interface mode.																																		
	Disabled	1					С	Disa	ble	in	de	bu	ıg																							



Bit number		31 30 29 28	27 26 25 24 23 22 21 20 19 18	3 17 16 15 14 13 12 11 10	0 9 8 7 6 5 4 3 2 1 0
Id					А
Reset 0x00000001		0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1
Id RW Field	Value Id	Value	Description		
	Enabled	0	Enable in debug		

12.1.4 CONFIG2

Address offset: 0x610

Block protect configuration register 2

BILL	number		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id			fedcba	Z Y XWVU T S R Q P O N M L K J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0	0 0 0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW REGION64			Enable protection for region 64. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
В	RW REGION65			Enable protection for region 65. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
С	RW REGION66			Enable protection for region 66. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
D	RW REGION67			Enable protection for region 67. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
E	RW REGION68			Enable protection for region 68. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
F	RW REGION69			Enable protection for region 69. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
G	RW REGION70			Enable protection for region 70. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
Н	RW REGION71			Enable protection for region 71. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
I	RW REGION72			Enable protection for region 72. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
J	RW REGION73			Enable protection for region 73. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
K	RW REGION74			Enable protection for region 74. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
L	RW REGION75			Enable protection for region 75. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
М	RW REGION76			Enable protection for region 76. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
N	RW REGION77			Enable protection for region 77. Write '0' has no effect.
		Disabled	0	Protection disabled
		Enabled	1	Protection enabled
0	RW REGION78			Enable protection for region 78. Write '0' has no effect.
		Disabled	0	Protection disabled



Bit n	umbe	r		31 30	29	28 2	7 26 2	25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				f e	d	c b	оа	Z Y	XWVU T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x0	0000000		0 0	0	0 0	0 0	0 0	0000 0000000000000000000000
ld	RW	Field	Value Id	Value	9				Description
			Enabled	1					Protection enabled
Р	RW	REGION79							Enable protection for region 79. Write '0' has no effect.
			Disabled	0					Protection disabled
_			Enabled	1					Protection enabled
Q	RW	REGION80	5	_					Enable protection for region 80. Write '0' has no effect.
			Disabled	0					Protection disabled
В	D\A/	REGION81	Enabled	1					Protection enabled Enable protection for region 81. Write '0' has no effect.
R	NVV	REGIONOI	Disabled	0					Protection disabled
			Enabled	1					Protection disabled Protection enabled
S	RW	REGION82	Lilabica	-					Enable protection for region 82. Write '0' has no effect.
,		NEGIONO2	Disabled	0					Protection disabled
			Enabled	1					Protection enabled
Т	RW	REGION83							Enable protection for region 83. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enabled
U	RW	REGION84							Enable protection for region 84. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enabled
٧	RW	REGION85							Enable protection for region 85. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enabled
W	RW	REGION86							Enable protection for region 86. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enabled
Χ	RW	REGION87							Enable protection for region 87. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enabled
Υ	RW	REGION88							Enable protection for region 88. Write '0' has no effect.
			Disabled	0					Protection disabled
_			Enabled	1					Protection enabled
Z	RW	REGION89	D: 11 1	_					Enable protection for region 89. Write '0' has no effect.
			Disabled	0					Protection disabled
_	D\A/	REGION90	Enabled	1					Protection enabled Enable protection for region 00. Write '0' has no effect
а	NVV	REGION90	Disabled	0					Enable protection for region 90. Write '0' has no effect. Protection disabled
			Enabled	1					Protection enabled
b	RW	REGION91	2.100.00	_					Enable protection for region 91. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enabled
С	RW	REGION92							Enable protection for region 92. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enabled
d	RW	REGION93							Enable protection for region 93. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enabled
e	RW	REGION94							Enable protection for region 94. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enabled
f	RW	REGION95							Enable protection for region 95. Write '0' has no effect.
			Disabled	0					Protection disabled
			Enabled	1					Protection enabled



12.1.5 CONFIG3

Address offset: 0x614

Block protect configuration register 3

	number				4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id _					'XWVU T S R Q P O N M L K J I H G F E D C B A
	et 0x000000	000			0 0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field		Value Id	Value	Description
A	RW REGI	ON96			Enable protection for region 96. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
В	RW REGI	ON97			Enable protection for region 97. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
С	RW REGI	ON98			Enable protection for region 98. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
D	RW REGI	ON99			Enable protection for region 99. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
E	RW REGI	ON100			Enable protection for region 100. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
F	RW REGI	ON101			Enable protection for region 101. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
G	RW REGI	ON102			Enable protection for region 102. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
Н	RW REGI	ON103			Enable protection for region 103. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
	RW REGI	ON104	Lilabica	•	Enable protection for region 104. Write '0' has no effect.
	NW NEGI	ON104	Disabled	0	Protection disabled
			Enabled	1	Protection enabled
	RW REGI	ON10E	Eliableu	1	
J	KW KEGI	ONIOS	Disabled	0	Enable protection for region 105. Write '0' has no effect. Protection disabled
			Disabled	0	
.,	B)44 BEG!	01406	Enabled	1	Protection enabled
K	RW REGI	ON106			Enable protection for region 106. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
L	RW REGI	ON107			Enable protection for region 107. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
M	RW REGI	ON108			Enable protection for region 108. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
N	RW REGI	ON109			Enable protection for region 109. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
0	RW REGI	ON110			Enable protection for region 110. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
Р	RW REGI	ON111			Enable protection for region 111. Write '0' has no effect.
			Disabled	0	Protection disabled
			Enabled	1	Protection enabled
Q	RW REGI	ON112			Enable protection for region 112. Write '0' has no effect.
•			Disabled	0	Protection disabled



Bit r	numbe	er		31	30 2	29 28	3 27	26 2	25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	. 0
Id				f	е	d c	b	а	Z Y	Y XWVU T S R Q P O N M L K J I H G F E D C B	8 A
Res	et 0x0	0000000		0	0	0 0	0	0	0 0		0
Id	RW	Field	Value Id	Valu	ue					Description	
			Enabled	1						Protection enabled	
R	RW	REGION113								Enable protection for region 113. Write '0' has no effect.	
			Disabled	0						Protection disabled	
			Enabled	1						Protection enabled	
S	RW	REGION114								Enable protection for region 114. Write '0' has no effect.	
			Disabled	0						Protection disabled	
			Enabled	1						Protection enabled	
T	RW	REGION115								Enable protection for region 115. Write '0' has no effect.	
			Disabled	0						Protection disabled	
			Enabled	1						Protection enabled	
U	RW	REGION116								Enable protection for region 116. Write '0' has no effect.	
			Disabled	0						Protection disabled	
			Enabled	1						Protection enabled	
V	RW	REGION117		_						Enable protection for region 117. Write '0' has no effect.	
			Disabled	0						Protection disabled	
	DIA	DECIONATO	Enabled	1						Protection enabled	
W	RW	REGION118	D: 11 1	•						Enable protection for region 118. Write '0' has no effect.	
			Disabled	0						Protection disabled	
v	D) 4 /	DECIONATO.	Enabled	1						Protection enabled	
X	KW	REGION119	Disabled	^						Enable protection for region 119. Write '0' has no effect.	
			Disabled	0						Protection disabled	
V	DIA	REGION120	Enabled	1						Protection enabled	
Υ	KVV	REGIONIZO	Disabled	0						Enable protection for region 120. Write '0' has no effect.	
			Enabled	1						Protection disabled Protection enabled	
Z	D\A/	REGION121	Enableu	1							
_	NVV	REGIONIZI	Disabled	0						Enable protection for region 121. Write '0' has no effect. Protection disabled	
			Enabled	1						Protection enabled	
а	R\M	REGION122	Lilabica	1						Enable protection for region 122. Write '0' has no effect.	
u	11.00	REGIONIZZ	Disabled	0						Protection disabled	
			Enabled	1						Protection enabled	
b	RW	REGION123	Z.i.d.b.icd	_						Enable protection for region 123. Write '0' has no effect.	
٥		REGIONIZS	Disabled	0						Protection disabled	
			Enabled	1						Protection enabled	
С	RW	REGION124		-						Enable protection for region 124. Write '0' has no effect.	
·			Disabled	0						Protection disabled	
			Enabled	1						Protection enabled	
d	RW	REGION125								Enable protection for region 125. Write '0' has no effect.	
			Disabled	0						Protection disabled	
			Enabled	1						Protection enabled	
e	RW	REGION126								Enable protection for region 126. Write '0' has no effect.	
			Disabled	0						Protection disabled	
			Enabled	1						Protection enabled	
f	RW	REGION127								Enable protection for region 127. Write '0' has no effect.	
			Disabled	0						Protection disabled	
			Enabled	1						Protection enabled	



13 FICR — Factory information configuration registers

Factory information configuration registers (FICR) are pre-programmed in factory and cannot be erased by the user. These registers contain chip-specific information and configuration.

13.1 Registers

Table 16: Instances

Base address	Peripheral	Instance	Description	Configuration
0x10000000	FICR	FICR	Factory Information Configuration	

Table 17: Register Overview

Register	Offset	Description	
CODEPAGESIZE	0x010	Code memory page size	
CODESIZE	0x014	Code memory size	
DEVICEID[0]	0x060	Device identifier	
DEVICEID[1]	0x064	Device identifier	
ER[0]	0x080	Encryption Root, word 0	
ER[1]	0x084	Encryption Root, word 1	
ER[2]	0x088	Encryption Root, word 2	
ER[3]	0x08C	Encryption Root, word 3	
IR[0]	0x090	Identity Root, word 0	
IR[1]	0x094	Identity Root, word 1	
IR[2]	0x098	Identity Root, word 2	
IR[3]	0x09C	Identity Root, word 3	
DEVICEADDRTYPE	0x0A0	Device address type	
DEVICEADDR[0]	0x0A4	Device address 0	
DEVICEADDR[1]	0x0A8	Device address 1	
INFO.PART	0x100	Part code	
INFO.VARIANT	0x104	Part Variant, Hardware version and Production configuration	
INFO.PACKAGE	0x108	Package option	
INFO.RAM	0x10C	RAM variant	
INFO.FLASH	0x110	Flash variant	
	0x114		Reserved
	0x118		Reserved
	0x11C		Reserved
TEMP.A0	0x404	Slope definition A0.	
TEMP.A1	0x408	Slope definition A1.	
TEMP.A2	0x40C	Slope definition A2.	
TEMP.A3	0x410	Slope definition A3.	
TEMP.A4	0x414	Slope definition A4.	
TEMP.A5	0x418	Slope definition A5.	
TEMP.B0	0x41C	y-intercept B0.	
TEMP.B1	0x420	y-intercept B1.	
TEMP.B2	0x424	y-intercept B2.	
TEMP.B3	0x428	y-intercept B3.	
TEMP.B4	0x42C	y-intercept B4.	
TEMP.B5	0x430	y-intercept B5.	
TEMP.TO	0x434	Segment end TO.	
TEMP.T1	0x438	Segment end T1.	
TEMP.T2	0x43C	Segment end T2.	
TEMP.T3	0x440	Segment end T3.	
TEMP.T4	0x444	Segment end T4.	



Register	Offset	Description
NFC.TAGHEADER0	0x450	Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST,
		NFCID1_2ND_LAST and NFCID1_LAST.
NFC.TAGHEADER1	0x454	Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST,
		NFCID1_2ND_LAST and NFCID1_LAST.
NFC.TAGHEADER2	0x458	Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST,
		NFCID1_2ND_LAST and NFCID1_LAST.
NFC.TAGHEADER3	0x45C	Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST,
		NFCID1_2ND_LAST and NFCID1_LAST.

13.1.1 CODEPAGESIZE

Address offset: 0x010 Code memory page size

Bit number		31 30	29 2	28 2	7 20	5 25	24	23 22	21 2	0 19	18 :	17 1	6 15	14	13 1	2 11	10	9	8	7 6	5	4	3	2 1	. 0
Id		АА	Α ,	A ,	4 Α	A	Α	АА	АА	Α	Α	A A	A	Α	A A	A A	Α	Α	Α.	4 /	A	Α	Α ,	Δ Δ	A
Reset 0xFFFFFFF		1 1	1	1	1 1	. 1	1	11	1 1	1	1	1 1	۱ 1	1	1 1	. 1	1	1	1	1 1	. 1	1	1 :	l 1	. 1
Id RW Field	Value						Descri	ptio	1																

A R CODEPAGESIZE Code memory page size

13.1.2 CODESIZE

Address offset: 0x014 Code memory size

Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18	8 17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id		AAAAAA	A A AAAA A A		A A A A A A A A
Reset 0xFFFFFFF		1 1 1 1 1 1	1 1 1111 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1
Id RW Field	Value Id	Value	Description		
A R CODESIZE		Cod	e memory size in numbe	er of pages	

Code memory size in number of pages

Total code space is: CODEPAGESIZE * CODESIZE

13.1.3 DEVICEID[0]

Address offset: 0x060

Device identifier

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1											
Id													
Reset 0xFFFFFFF		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1											
Id RW Field	Value Id	Value Description											
A R DEVICEID		64 bit unique device identifier											

DEVICEID[0] contains the least significant bits of the device identifier. DEVICEID[1] contains the most significant bits of the

device identifier.

13.1.4 DEVICEID[1]

Address offset: 0x064

Device identifier

Bit number	31 30 29	29 28 27 26 25 24 23	22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id	A A	A A A A A A	AAA A A A A	A A A A A A A	A A A A A A A
Reset 0xFFFFFFF	1 1 1	1 1 1 1 1 1 1	111 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1
Id RW Field Value	ld Value	Des	scription		

R DEVICEID 64 bit unique device identifier



ld RW Field	Value Id	Value				D	escription	,															
Reset 0xFFFFFFF		1 1 1	1 1	. 1	1	1	1111	1	1	1 :	1 1	1	1 1	1	1	1	1 1	. 1	1	1	1 1	l 1	1
Id		A A A	A A	A	Α	Α	AAAA	Α	Α	A A	A A	Α	4 А	Α	Α	Α.	A A	A	Α	Α	A A	A A	Α
Bit number		31 30 29	28 2	7 26	25	24 2	3 22 21 2	0 19	18 3	17 1	6 15	14 1	.3 12	11	10	9	8 7	6	5	4	3 2	2 1	0

DEVICEID[0] contains the least significant bits of the device identifier. DEVICEID[1] contains the most significant bits of the device identifier.

13.1.5 ER[0]

Address offset: 0x080 Encryption Root, word 0

Bit r	umb	er		31 30	29	28	27	26	25	24	23 2	22 2	21 2	0 19	18	17	16	15	14	13 1	2 1:	l 10	9	8	7	6	5	4 3	3 2	1	0
Id				АА	Α	Α	Α	Α	Α	Α	Α	A	4 A	Α	Α	Α	Α	Α	Α	A A	A	Α	Α	Α	Α	Α	Α	A A	A A	Α	Α
Res	et Oxl	FFFFFFF		1 1	1	1	1	1	1	1	1	1 :	1 1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1 1	l 1	1	1
Id	RW	Field	Value Id	Value							Des	crip	tio	n																	
Α	R	ER						Enc	ryp	tio	n Ro	ot,	wo	rd n																	

13.1.6 ER[1]

Address offset: 0x084 Encryption Root, word 1

Id RW Field	Value Id	Value		Description											
Reset 0xFFFFFFF		1 1 1 1	1 1 1 1	1111	1 1 1	1 1	1 1	1 1	1 1	1	1 1	1	1	1 1	1 1
Id		A A A A	A A A A	AAAA	A A A	A A	A A	A A	A A	Α .	А А	Α.	Α .	А А	АА
Bit number		31 30 29 28	27 26 25 24	23 22 21 20 1	.9 18 17	16 15	14 13	12 11	10 9	8	7 6	5	4	3 2	1 0

13.1.7 ER[2]

Address offset: 0x088 Encryption Root, word 2

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0											
Id	A A A A A A A A A A A A A A A A A A A	АА											
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 111 1 1 1 1 1 1 1 1	1 1											
Id RW Field Value Id	Value Description												
A R ER	Encryption Root, word n												

13.1.8 ER[3]

Address offset: 0x08C Encryption Root, word 3

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0										
Id		AA A A A A A A AAA A A A A A A A A A A	АА										
Reset 0xFFFFFFF		1 1 1 1 1 1 1 1 1 1 1111 1 1 1 1 1 1 1 1	1 1										
ld RW Field	Value Id	Value Description											
A R ER		Encryption Root, word n											

13.1.9 IR[0]

Address offset: 0x090 Identity Root, word 0



Bit n	umber		31 30	29	28	27	7 26	5 25	5 2	4 2	3 2	2 21	20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6	5	4	3	2	1 0
Id			АА	Α	Α	Α	. A	. A	. 4	4	A	ΔА	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	АА
Rese	t OxFFFFFFF		1 1	1	1	1	1	1	. 1	L	1	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
Id	RW Field	Value Id	Value							D	esc	ript	ion																			
Α	R IR						Id	ent	ity	Ro	ot,	wor	d n																			

13.1.10 IR[1]

Address offset: 0x094 Identity Root, word 1

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 111 1 1 1 1 1 1 1 1
Id RW Field Value Id	Value Description
A R IR	Identity Root, word n

13.1.11 IR[2]

Address offset: 0x098 Identity Root, word 2

	Bit number		31	30	29	28	27	26	25	24	- 23	22	21 2	20 1	9 1	8 1	7 1	6 1	5 1	4 1	3 12	2 1	1 10	9	8	7	6	5	4	3 2	2 1	1 0
	ld		A	A A	Α	Α	Α	Α	Α	Α		ΑА	АА	A	۸ ۸	4 4	A A	A A	λ Α		A	. 4	A	Α	Α	Α	Α	Α	Α	A A	\ <i>A</i>	A A
ı	Reset 0xFFFFFFF		1	1	1	1	1	1	1	1		1 1	11	1	L 1	1 1	L 1	L 1	L 1	. 1	1	. 1	. 1	1	1	1	1	1	1	1 :	. 1	1 1
	ld RW Field	Value Id	Va	lue							De	scr	iptio	n																		
7	A R IR							Ide	nti	tv I	Roo	t. v	ord/	n																		

13.1.12 IR[3]

Address offset: 0x09C Identity Root, word 3

Bit nu	ımber		31	30	29	28	27	26	25	24	23	22	21	20 1	19 1	8 1	7 1	6 1	5 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id			Δ	Α	Α	Α	Α	Α	Α	Α	A	۱ A	АА		A A	A A	\ <i>A</i>	۸ 4	Α Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Reset	OxFFFFFFF		1	1	1	1	1	1	1	1	1	۱1	1 1		1 :	L 1	1 1	L 1	L 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW Field	Value Id	Va	lue							De	scr	iptic	n																			
Α	R IR							Ide	enti	ity F	Root	t, w	ord	n																			

13.1.13 DEVICEADDRTYPE

Address offset: 0x0A0

Device address type

Bit	numb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					A
Res	et Oxl	FFFFFF		1 1 1 1 1 1 1 1	$1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \;$
Id	RW	Field	Value Id	Value	Description
Α	R	DEVICEADDRTYPE			Device address type
			Public	0	Public address
			Random	1	Random address

13.1.14 DEVICEADDR[0]

Address offset: 0x0A4

Device address 0



A R DEVICEADDR			48 hit device a	address							
Id RW Field	Value Id	Value	Desc	cription							
Reset 0xFFFFFFF		1 1 1 1	1 1 1 1 1	111 11	1 1 1	1 1 1	1 1 1	1 1 1	1 1	l 1 1	1 1
Id		AA A A	A A A A A	AAA AA	A A A	A A A	A A A	А А А	A A A	A A A	A A
Bit number		31 30 29 28 2	27 26 25 24 23 2	22 21 20 19 18	3 17 16 15	14 13 12 1	11 10 9	8 7 6	5 5 4	1 3 2	1 0

46 bit device address

DEVICEADDR[0] contains the least significant bits of the device address. DEVICEADDR[1] contains the most significant bits of the device address. Only bits [15:0] of DEVICEADDR[1] are used.

13.1.15 **DEVICEADDR**[1]

Address offset: 0x0A8

Device address 1

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20	0 19 18 17 16 15	14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id		AAAAA	A A A A AAAA	A A A A A	A A A A A	A A A A A A A A
Reset 0xFFFFFFF		1 1 1 1 1	1 1 1 1 1111	1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1 1
Id RW Field	Value Id	Value	Description			
A D DEVUCEADOD			40 hit desire eddeses			

R DEVICEADDR 48 bit device address

DEVICEADDR[0] contains the least significant bits of the device address. DEVICEADDR[1] contains the most significant bits of the device address. Only bits [15:0] of DEVICEADDR[1] are used.

13.1.16 INFO.PART

Address offset: 0x100

Part code

Bit number		31 3	29	28	8 27	7 26	5 25	24	23 2	2 21	20 1	19 1	8 1	7 16	5 15	14	13 :	12 1	1 10	9	8	7	6	5	4	3 2	1	0
Id		A A	A	. A	A	. A	Α.	Α	А	ΔДД	۱ ۱	A A	A A	A A	Α	Α	Α	A A	A	Α	Α	Α	Α	Α	Α	A A	A	Α
Reset 0x00052832		0 0	0	0	0	0	0	0	0	0 0 0)	0 :	1 () 1	0	0	1	0 1	. 0	0	0	0	0	1	1	0 0	1	0
ld RW Field	Value Id	Valu	е						Desc	riptio	on																	
A R PART									Part	code																		
	N52832	0x52	832						nRF5	2832																		
	Unspecified	0xFF	FFFF	FF					Unsp	ecifie	ed																	

13.1.17 INFO.VARIANT

Address offset: 0x104

Part Variant, Hardware version and Production configuration

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0x41414142		0 1 0 0 0 0 0 1	. 0100 0001010000010101000010
Id RW Field	Value Id	Value	Description
A R VARIANT			Part Variant, Hardware version and Production configuration,
			encoded as ASCII
	AAAA	0x41414141	AAAA
	AAAB	0x41414142	AAAB
	AABA	0x41414241	AABA
	AABB	0x41414242	AABB
	Unspecified	0xFFFFFFF	Unspecified

13.1.18 INFO.PACKAGE

Address offset: 0x108

Package option



Bit r	number		31	1 30	29	28	27	7 26	25	24	23	22	21 2	0 1	9 1	8 17	7 16	5 15	14	13	12 1	1 1	0 9	8	7	6	5	4	3	2	1 0
Id			,	ΑА	Α	Α	Α	Α	Α	Α	A	A A	АА	Δ		A A	Α	Α	Α	Α	A	A A	. 4	A	Α	Α	Α	Α	A	Δ ,	4 А
Res	et 0x00002000		0	0	0	0	0	0	0	0	C	0 0	0 0	C) (0	0	0	0	1	0) (0	0	0	0	0	0	0	0 (0 0
Id	RW Field	Value Id	Va	alue							De	scri	ptior	١.																	
Α	R PACKAGE							Pa	cka	ge (opti	on																			
		QF	0x	200	0			QI	xx	- 48	-pin	QF	N																		
		СН	0x	200	1			CH	lxx	- 7x	8 W	LCS	SP 56	bal	ls																
		CI	0x	200	2			CI	xx -	7x8	WI	_CSI	P 56 ł	all	S																
		Unspecified	0x	FFF	FFF	FF		Ur	nspe	ecifi	ed																				

13.1.19 INFO.RAM

Address offset: 0x10C

RAM variant

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	A A A A A A A A A A A A A A A A A A A
Reset 0x00000040	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A R RAM	RAM variant
K16	0x10 16 kByte RAM
K32	0x20 32 kByte RAM
K64	0x40 64 kByte RAM
Unspecified	0xFFFFFFF Unspecified

13.1.20 INFO.FLASH

Address offset: 0x110

Flash variant

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	AAAAAAA	A AAAA A A A A A A A A A A A A A A A A
Reset 0x00000200	0 0 0 0 0 0	$0 \ \ 0 \ 0 \ 0 \ 0 0 0 0 0 $
Id RW Field Value Id	Value	Description
A R FLASH		Flash variant
K128	0x80	128 kByte FLASH
K256	0x100	256 kByte FLASH
K512	0x200	512 kByte FLASH
Unspecified	0xFFFFFFF	Unspecified

13.1.21 TEMP.A0

Address offset: 0x404 Slope definition A0.

Bit	number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0
Id						A A A A	A A A A A A A
Res	et 0x00000320		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 1 1	0 0 1 0 0 0 0 0
Id	RW Field	Value Id	Value	Description			
Α	R A			A (slope definition) register.			

13.1.22 TEMP.A1

Address offset: 0x408 Slope definition A1.



Bit number		31 30 29 28 2	27 26 25 24 23 22 21 20 19 18 1	7 16 15 14 13 12 1	.1 10 9 8 7	6 5 4 3 2 1 0
Id				F	A A A A	A A A A A A
Reset 0x00000343		0 0 0 0	0 0 0 0 0 0 0 0 0 0	000000	0 0 1 1 0	1 0 0 0 0 1 1
ld RW Field	Value Id	Value	Description			
A R A			A (slope definition) register.			

13.1.23 TEMP.A2

Address offset: 0x40C Slope definition A2.

Bit number	31 30 2	29 28 27 26 25 24 23 22 21 20	19 18 17 16 15 14 13 12	11 10 9 8 7 6	5 4 3 2 1 0
Id				A A A A A A	A A A A A
Reset 0x0000035D	0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 1 1 0 1	0 1 1 1 0 1
Id RW Field Va	lue Id Value	Description			
A R A		A (slope definition) reg	ister.		

13.1.24 TEMP.A3

Address offset: 0x410 Slope definition A3.

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17	7 16 15 14 13 12	11 10 9 8 7	6 5 4 3 2 1 0
Id					A A A A A	A A A A A A
Reset 0x00000400		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	00000	0 1 0 0 0	0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description			
A R A			A (slope definition) register.			

13.1.25 TEMP.A4

Address offset: 0x414 Slope definition A4.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000452		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A R A		A (slope definition) register.

13.1.26 TEMP.A5

Address offset: 0x418 Slope definition A5.

1	Bit number	31	30	29 2	28 27	7 26	25	24	23 2	22 2	1 2	0 1	9 18	3 17	16	15	14	13 :	12 1	1 10	9	8	7	6	5	4 3	3 2	1	0
	ld																		1	A	Α	Α	Α	Α	Α	A A	Α Α	Α	Α
	Reset 0x0000037B	0	0	0	0 0	0	0	0	0	0 (0 () (0	0	0	0	0	0	0 (0	1	1	0	1	1	1 1	1 0	1	1
	ld RW Field Value Id	Va	lue						Des	crip	tior	1																	
	A R A					Α(slop	oe d	efin	itio	n) re	egis	ter.																

13.1.27 TEMP.B0

Address offset: 0x41C y-intercept B0.



13.1.28 TEMP.B1

Address offset: 0x420

y-intercept B1.

Bit	number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 1	17 16 15 14 13	3 12 11 10 9	8 7 6 5 4	3 2 1 0
Id					А	. A A A A	A A A A A	A A A A
Res	et 0x00003F98		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 1	1 1 1 1	1 1 0 0 1	1 0 0 0
Id	RW Field	Value Id	Value	Description				
Α	R B			B (y-intercept)				

13.1.29 TEMP.B2

Address offset: 0x424

y-intercept B2.

Α	R	В						В	(y-i	ntei	сер	t)																			
ld	RV	V Field	Value Id	Va	lue						De	scri	ptio	n																	
Re	set O	00003F98		0	0	0	0 (0	0	0	0	0	0	0	0 (0	0	0	0	1	1 :	1	1	1	1	0	0	1	1 0	0	0
Id																				Α	A A	A	A	Α	Α	Α	Α	Α	A A	Α	Α
Bit	num	ber		31	30 2	29	28 2	7 26	5 25	24	23	22	21 2	20 1	19 1	8 17	7 16	15	14 :	13 1	12 1	1 10	9	8	7	6	5	4	3 2	1	0

13.1.30 TEMP.B3

Address offset: 0x428

y-intercept B3.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 1	3 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A	A A A A A A A A A A A A
Reset 0x00000012		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 0 0 1 0
Id RW Field	Value Id	Value Description	
A R B		B (y-intercept)	

13.1.31 TEMP.B4

Address offset: 0x42C

y-intercept B4.

Bit number		31	30	29	28	27	26	25	24	23 :	22 2	21 :	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id																				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α ,	۸ ,	А А
Reset 0x0000004D		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1 (0 1
Id RW Field	Value Id	Va	lue							Des	crip	otic	n																			
A R B							В (у	/-in	tero	ept	t)																					

13.1.32 TEMP.B5

Address offset: 0x430

y-intercept B5.



Bit	num	ber		31	30	29	28	27	26	25	24	23 :	22 2	21 2	20 :	19 1	18 1	17 :	16 1	l5 1	4 1	3 12	11	10	9	8	7	6	5	4	3 2	2 1	0
Id																					Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	Α
Res	et 0	x00003E1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 1	. 1	1	1	1	0	0	0	0	1	0 (0	0
Id	RV	V Field	Value Id	Va	lue							Des	crip	tio	n																		
Α	R	В							В (у	/-in	ter	ept	t)																				

13.1.33 TEMP.T0

Address offset: 0x434 Segment end T0.

Bit	number		31	. 30	29	28	27	26	25	24	23 2	22 2	1 2	0 19	18	17	16	15 3	14 1	3 12	11	10	9	8	7	6	5	4 3	3 2	1	0
Id																									Α	Α	Α	A A	4 A	Α	Α
Res	et 0x000000E2		0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0 (0	0	0	0	0	1	1	1	0 (0 0	1	0
Id	RW Field	Value Id	Va	lue	:						Des	crip	tior	1																	
Α	R T							T (s	egr	ner	t er	nd)r	egis	ter.																	

13.1.34 TEMP.T1

Address offset: 0x438 Segment end T1.

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11	10 9 8 7	6 5 4	3 2 1	1 0
Id					А	A A A	A A A	А А
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0	0 0 0	0 0 0	0 0
Id RW Field	Value Id	Value	Description					
A R T			T (segment end)register.					

13.1.35 TEMP.T2

Address offset: 0x43C Segment end T2.

Bit number		31 30 29 28 27 26 25 24 23 22 21 2	20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A A
Reset 0x00000014		0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
ld RW Field	Value Id	Value Description	on
A R T		T (segment end)regis	zister.

13.1.36 TEMP.T3

Address offset: 0x440 Segment end T3.

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	A A A A A A A A
Reset 0x00000019	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A R T	T (segment end)register.

13.1.37 TEMP.T4

Address offset: 0x444 Segment end T4.



Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 :	17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id				A A A A A A A
Reset 0x00000050	0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 1 0 1 0 0 0 0
ld RW Field Value	Id Value	Description		
A R T		T (segment end)register.		

13.1.38 NFC.TAGHEADER0

Address offset: 0x450

Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.



13.1.39 NFC.TAGHEADER1

Address offset: 0x454

Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.

Bitr	umbe	er		31 3	30 2	29 2	28 2	27	26	25	24	23 2	22	21 20	0 19	9 18	3 1	7 16	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
Id				D	D I	D	D	D	D	D	D	С	С	СС	C	C	. c	. c	В	В	В	В	В	В	В	В	Α	Α	Α	Α	A	۱ ۸	А А
Res	et OxF	FFFFFF		1	1 :	1	1	1	1	1	1	1	1	1 1	1	. 1	. 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 1
Id	RW	Field	Value Id	Valu	ıe							Des	cri	otion	1																		
Α	R	UD4										Unio	que	ider	ntifi	er l	oyte	4															
В	R	UD5										Unio	que	ider	ntifi	er b	oyte	5															
С	R	UD6										Unio	que	ider	ntifi	er l	oyte	6															
D	R	UD7										Unio	que	ider	ntifi	er l	oyte	7															

13.1.40 NFC.TAGHEADER2

Address offset: 0x458

Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.

Bit r	numbe	er		31 30	29	28	3 27	26	25	24	23 22	2 21	20 1	9 1	8 17	7 16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
Id				D D	D	D	D	D	D	D	C (ССС	(0 0	. c	С	В	В	В	ВЕ	3 B	В	В	Α	Α	Α	Α	А А	A A	Α
Res	et OxF	FFFFFF		1 1	1	1	. 1	1	1	1	1 1	111		1 1	. 1	1	1	1	1	1 1	1	1	1	1	1	1	1	1 1	1	1
Id	RW	Field	Value Id	Value							Desc	riptic	n																	
Α	R	UD8									Uniq	ue ide	entif	ier l	oyte	8 :														
В	R	UD9									Uniqu	ue ide	entif	ier l	oyte	9														
С	R	UD10									Uniq	ue ide	entif	ier l	oyte	10														
D	R	UD11									Uniqu	ue ide	entif	ier l	oyte	11														

13.1.41 NFC.TAGHEADER3

Address offset: 0x45C

Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.



Bit r	numbe	er		31 30	29	28	3 27	26	25	24	23 2	2 21	20	19	18	17	16	15	14 1	.3 1	2 1:	1 10	9	8	7	6	5	4	3 2	2 1	. 0
Id				D D	D	D	D	D	D	D	С	СС	С	С	С	С	С	В	В	ВЕ	3 B	В	В	В	Α	Α	Α	A	Д Д	A	A
Res	et OxF	FFFFFF		1 1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1	1 1	1	. 1
Id	RW	Field	Value Id	Value	:						Des	ripti	on																		
Α	R	UD12									Unic	ue io	lent	ifier	by	te 1	L2														
В	R	UD13									Unic	ue io	lent	ifier	by	te 1	L3														
С	R	UD14									Unic	ue io	lent	ifier	by	te 1	L4														
D	R	UD15									Unic	ue io	lent	ifier	by	te 1	15														



14 UICR — User information configuration registers

The user information configuration registers (UICRs) are non-volatile memory (NVM) registers for configuring user specific settings.

For information on writing UICR registers, see the *NVMC* — *Non-volatile memory controller* on page 29 and *Memory* on page 23 chapters.

14.1 Registers

Table 18: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x10001000	UICR	UICR	User Information Configuration		

Table 19: Register Overview

Register	Offset	Description	
	0x000		Reserved
	0x004		Reserved
	0x008		Reserved
	0x010		Reserved
NRFFW[0]	0x014	Reserved for Nordic firmware design	
NRFFW[1]	0x018	Reserved for Nordic firmware design	
NRFFW[2]	0x01C	Reserved for Nordic firmware design	
NRFFW[3]	0x020	Reserved for Nordic firmware design	
NRFFW[4]	0x024	Reserved for Nordic firmware design	
NRFFW[5]	0x028	Reserved for Nordic firmware design	
NRFFW[6]	0x02C	Reserved for Nordic firmware design	
NRFFW[7]	0x030	Reserved for Nordic firmware design	
NRFFW[8]	0x034	Reserved for Nordic firmware design	
NRFFW[9]	0x038	Reserved for Nordic firmware design	
NRFFW[10]	0x03C	Reserved for Nordic firmware design	
NRFFW[11]	0x040	Reserved for Nordic firmware design	
NRFFW[12]	0x044	Reserved for Nordic firmware design	
NRFFW[13]	0x048	Reserved for Nordic firmware design	
NRFFW[14]	0x04C	Reserved for Nordic firmware design	
NRFHW[0]	0x050	Reserved for Nordic hardware design	
NRFHW[1]	0x054	Reserved for Nordic hardware design	
NRFHW[2]	0x058	Reserved for Nordic hardware design	
NRFHW[3]	0x05C	Reserved for Nordic hardware design	
NRFHW[4]	0x060	Reserved for Nordic hardware design	
NRFHW[5]	0x064	Reserved for Nordic hardware design	
NRFHW[6]	0x068	Reserved for Nordic hardware design	
NRFHW[7]	0x06C	Reserved for Nordic hardware design	
NRFHW[8]	0x070	Reserved for Nordic hardware design	
NRFHW[9]	0x074	Reserved for Nordic hardware design	
NRFHW[10]	0x078	Reserved for Nordic hardware design	
NRFHW[11]	0x07C	Reserved for Nordic hardware design	
CUSTOMER[0]	0x080	Reserved for customer	
CUSTOMER[1]	0x084	Reserved for customer	
CUSTOMER[2]	0x088	Reserved for customer	
CUSTOMER[3]	0x08C	Reserved for customer	
CUSTOMER[4]	0x090	Reserved for customer	
CUSTOMER[5]	0x094	Reserved for customer	
CUSTOMER[6]	0x098	Reserved for customer	



Register	Offset	Description
CUSTOMER[7]	0x09C	Reserved for customer
CUSTOMER[8]	0x0A0	Reserved for customer
CUSTOMER[9]	0x0A4	Reserved for customer
CUSTOMER[10]	0x0A8	Reserved for customer
CUSTOMER[11]	0x0AC	Reserved for customer
CUSTOMER[12]	0x0B0	Reserved for customer
CUSTOMER[13]	0x0B4	Reserved for customer
CUSTOMER[14]	0x0B8	Reserved for customer
CUSTOMER[15]	0x0BC	Reserved for customer
CUSTOMER[16]	0x0C0	Reserved for customer
CUSTOMER[17]	0x0C4	Reserved for customer
CUSTOMER[18]	0x0C8	Reserved for customer
CUSTOMER[19]	0x0CC	Reserved for customer
CUSTOMER[20]	0x0D0	Reserved for customer
CUSTOMER[21]	0x0D4	Reserved for customer
CUSTOMER[22]	0x0D8	Reserved for customer
CUSTOMER[23]	0x0DC	Reserved for customer
CUSTOMER[24]	0x0E0	Reserved for customer
CUSTOMER[25]	0x0E4	Reserved for customer
CUSTOMER[26]	0x0E8	Reserved for customer
CUSTOMER[27]	0x0EC	Reserved for customer
CUSTOMER[28]	0x0F0	Reserved for customer
CUSTOMER[29]	0x0F4	Reserved for customer
CUSTOMER[30]	0x0F8	Reserved for customer
CUSTOMER[31]	0x0FC	Reserved for customer
PSELRESET[0]	0x200	Mapping of the nRESET function (see POWER chapter for details)
PSELRESET[1]	0x204	Mapping of the nRESET function (see POWER chapter for details)
APPROTECT	0x208	Access Port protection
NFCPINS	0x20C	Setting of pins dedicated to NFC functionality: NFC antenna or GPIO

14.1.1 NRFFW[0]

Address offset: 0x014

Reserved for Nordic firmware design

Bit n	umber		31 3	30 2	9 28	3 2	7 26	5 25	5 2	4 2	3 2	2 2	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 ()
Id			Α	A A	4 A	. 4	A	. A	. 4	4	A	ΔА	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	4 /	A A	Å.
Rese	t OxFFFFFFFF		1	1 :	1 1	. 1	. 1	1	. 1	L	1 :	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 :	1 :	L
Id	RW Field	Value Id	Valu	ıe						D	esc	ript	tion																				
^	DIAL NIDEEIAL						_			.1 6.	NI		: _ £:					_															_

14.1.2 NRFFW[1]

Address offset: 0x018

Reserved for Nordic firmware design

Bit number		31 30 29 28 27	26 25 24 23 22 21 20	19 18 17 16 15 14 1	13 12 11 10 9 8	7 6 5 4 3 2 1 0			
Id		AA A A	A A A AAAA	A A A A A A	A A A A A	A A A A A A A			
Reset 0xFFFFFFF		1 1 1 1 1	1 1 1 1111	1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1 1			
Id RW Field	Value Id	Value	Description						
A RW NRFFW	RW NRFFW Reserved for Nordic firmware design								

14.1.3 NRFFW[2]

Address offset: 0x01C

Reserved for Nordic firmware design



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Id Reset OxFFFFFFF **RW Field** Value Id Description RW NRFFW Reserved for Nordic firmware design

14.1.4 NRFFW[3]

Address offset: 0x020

Reserved for Nordic firmware design

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit number Id Reset 0xFFFFFFF ld RW Field Value Id Description RW NRFFW Reserved for Nordic firmware design

14.1.5 NRFFW[4]

Address offset: 0x024

Reserved for Nordic firmware design

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit number Ιd Reset 0xFFFFFFF Id RW Field Value Id Description

RW NRFFW Reserved for Nordic firmware design

14.1.6 NRFFW[5]

Address offset: 0x028

Reserved for Nordic firmware design

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit number Id Reset OxFFFFFFF Id RW Field Value Id Description

RW NRFFW Reserved for Nordic firmware design

14.1.7 NRFFW[6]

Address offset: 0x02C

Reserved for Nordic firmware design

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Id Reset OxFFFFFFF **RW Field** Value Id Description

RW NRFFW Reserved for Nordic firmware design

14.1.8 NRFFW[7]

Address offset: 0x030

Reserved for Nordic firmware design

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Id Reset 0xFFFFFFFF Value Id **RW Field** Value Description

RW NRFFW Reserved for Nordic firmware design



14.1.9 NRFFW[8]

Address offset: 0x034

Reserved for Nordic firmware design

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Id Reset 0xFFFFFFF ld RW Field Value Id RW NRFFW

Reserved for Nordic firmware design

14.1.10 NRFFW[9]

Address offset: 0x038

Reserved for Nordic firmware design

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit number Id Reset 0xFFFFFFF Id RW Field Value Id Description

RW NRFFW Reserved for Nordic firmware design

14.1.11 NRFFW[10]

Address offset: 0x03C

Reserved for Nordic firmware design

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Rit number Id Reset 0xFFFFFFF ld RW Field Value Id Value Description

RW NRFFW Reserved for Nordic firmware design

14.1.12 NRFFW[11]

Address offset: 0x040

Reserved for Nordic firmware design

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ld Reset 0xFFFFFFF ld RW Field Value Id Description

RW NRFFW Reserved for Nordic firmware design

14.1.13 NRFFW[12]

Address offset: 0x044

Reserved for Nordic firmware design

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Id Reset 0xFFFFFFF **RW Field** Value Id Description

RW NRFFW Reserved for Nordic firmware design

14.1.14 NRFFW[13]

Address offset: 0x048

Reserved for Nordic firmware design



A RW NRFFW			Poconyod	for Nordic fir	mware	a daci	σn											
Id RW Field	Value Id	Value		Description														
Reset 0xFFFFFFF		1 1 1 1	1 1 1 1	1111	1 1	1 1	l 1	1 1	1	1 1	1	1	1	1	1 1	. 1	1	1 1
Id		A A A A	A A A A	AAAA	A A	A A	A A	A A	Α.	A A	A	Α	Α	Α	A A	А	Α .	А А
Bit number		31 30 29 28	27 26 25 24	23 22 21 20	19 18	17 1	6 15	14 13	3 12	11 1	9	8	7	6	5 4	3	2	1 0

14.1.15 NRFFW[14]

Address offset: 0x04C

Reserved for Nordic firmware design

Bit	number		31 3	0 2	9 28	8 2	7 26	5 25	24	1 23	22	21	20 1	19 1	.8 1	7 1	6 1	.5 1	4 1	3 12	11	10	9	8	7	6	5	4	3 2	2 1	1 0
Id			AA	A A	4 Α		A	Α	Α		ДД	АА	. /	Α,	Δ ,	۱ ۸	Δ ,	Α /	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	A A	\ <i>A</i>	A A
Res	et OxFFFFFFF		1 :	1 1	l 1	. 1	1	1	1		1 1	11		1	1 :	ι :	1 :	1 1	L 1	1	1	1	1	1	1	1	1	1	1 1	. 1	i 1
Id	RW Field	Value Id	Valu	е						De	scr	iptic	n																		
Α	RW NRFFW						Re	eser	ve	d fo	· No	ordic	firm	nwa	re (des	ign														

14.1.16 NRFHW[0]

Address offset: 0x050

Reserved for Nordic hardware design

В	lit n	umber			3	1 30	29	28	8 2	7 2	26	25	24	23	22	21 2	20 1	9 1	.8 1	7 1	.6 1	15 (14 :	L3 1	2 1	1 1	0 9	9 ;	8 7	7 6	5 5	5 4	- 3	2	1	0
lo	d					АА	Α	. A		Δ.	Α	Α	Α	A	4 A	АА	1	Δ,	Δ ,	Δ.	Δ,	Α	Α	Α.	Δ,	Δ ,	Α Α	Δ ,	4 Α	A /	Α Α	Α Α	A	Α	Α	Α.
R	lese	t OxFF	FFFFFF		1	. 1	1	1	. :	1	1	1	1	1	1 1	1 1		1	1 :	1	1	1	1	1	1	1 :	1 :	1	1 1	. 1	L 1	L 1	. 1	1	1	1
le	d	RW F	ield	Value Id	٧	alue	2							De	scri	ptio	n																			
Α		RW	NRFHW							F	Res	erv	/ed	for	No	rdic	har	dw	are	des	ign	1														

14.1.17 NRFHW[1]

Address offset: 0x054

Reserved for Nordic hardware design

Reset 0xFFFFFFF	Value Id		1 1 1 1 1111 :	1 1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1 1 1 1
Id RW Field A RW NRFHW	Value Id	Value	Description Reserved for Nordic har	dware design			

Reserved for Northernatural ending

14.1.18 NRFHW[2]

Address offset: 0x058

Reserved for Nordic hardware design

Reset 0xFFFFFFFF	1 1 1 1 1 1 1 1
	1 1 1 1 1 1 1 1
M A A A A A A A A A A A A A A A A A A A	A A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0

14.1.19 NRFHW[3]

Address offset: 0x05C

Reserved for Nordic hardware design

Bit number	31 30 29	28 27 26 25 24 23 22 21 20 1	19 18 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
Id	A A A	A A A A A AAAA	A A A A A A A A	A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1	1 1 1 1 1 1111	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1
Id RW Field Value I	d Value	Description		

RW NRFHW Reserved for Nordic hardware design



14.1.20 NRFHW[4]

Address offset: 0x060

Reserved for Nordic hardware design

RW NRFHW Reserved for Nordic hardware design

14.1.21 NRFHW[5]

Address offset: 0x064

Reserved for Nordic hardware design

A KW NRFHW Reserved for Nordic nardware design

14.1.22 NRFHW[6]

Address offset: 0x068

Reserved for Nordic hardware design

A RW NRFHW Reserved for Nordic hardware design

14.1.23 NRFHW[7]

Address offset: 0x06C

Reserved for Nordic hardware design

A RW NRFHW Reserved for Nordic hardware design

14.1.24 NRFHW[8]

Address offset: 0x070

Reserved for Nordic hardware design

RW NRFHW Reserved for Nordic hardware design

14.1.25 NRFHW[9]

Address offset: 0x074

Reserved for Nordic hardware design



A RW NRFHW			Reserved for No	rdic hardware	design					
Id RW Field	Value Id	Value	Descri	ption						
Reset 0xFFFFFFF		1 1 1 1	1 1 1 1 11	11 11	1 1 1 1	1 1 1 1	1 1 1	1 1 1	1 1	1 1
Id		AAAA	A A A A A A	AA AA	A A A A	A A A A	A A A .	A A A	A A	A A
Bit number		31 30 29 28 2	27 26 25 24 23 22	21 20 19 18 1	17 16 15 14	13 12 11 10	9 8 7	6 5 4	3 2	1 0

14.1.26 NRFHW[10]

Address offset: 0x078

Reserved for Nordic hardware design

Bit r	umber		31 30	29	28	27	26	25	24	23	22	21 2	0 19	18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3	2 :	1 0
Id			ΑА	. A	Α	Α	Α	Α	Α	Α	Α.	АА	Α	Α	Α	Α	Α	Α	A	A A	A A	Α	Α	Α	Α	Α	Α	A	Δ ,	А А
Res	et OxFFFFFFF		1 1	. 1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1 :	1 :	1 1
Id	RW Field	Value Id	Valu	9						Des	cri	otio	ı																	
Α	RW NRFHW						Re	ser	ved	for	Noi	dic l	nard	wai	re d	esig	'n													

14.1.27 NRFHW[11]

Address offset: 0x07C

Reserved for Nordic hardware design

Bit r	number		31	1 30	29	28	27	26	25	24	1 23	2	2 21	. 20	19	18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
Id			ı	ΑА	Α	Α	Α	Α	Α	Α		A A	4 A .	Α	Α	Α	Α	Α	Α	Α	A A	Δ	A A	Α	Α	Α	Α	Α	Α	A A	\ <i>A</i>	АА
Res	et OxFFFFFFF		1	1	1	1	1	1	1	1		1 :	1 1	1	1	1	1	1	1	1	1 :	1 1	l 1	1	1	1	1	1	1	1 1	. 1	1
Id	RW Field	Value Id	Va	alue							De	esc	ripti	ion																		
Α	RW NRFHW							Re	ser	vec	d fo	r N	ordi	ic ha	ardv	var	e de	sig	n													

14.1.28 CUSTOMER[0]

Address offset: 0x080 Reserved for customer

Bit	number		31	30	29 2	28 2	27 2	26 2	25 2	24	23 2	2 2	1 2	0 1	9 1	8 1	7 1	6 1	5 1	4 1	13 1	12 :	11	10	9	8	7	6	5	4	3	2	1	0
Id			А	Α	Α	Α	Α.	Α	Α	Α	А	ΔА	A	Δ		A /	۸ ۸	۸ ۸	Δ ,	Δ.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Re	et 0xFFFFFFF		1	1	1	1	1	1	1	1	1	1 1	1	1	. 1	L 1	ι :	ι :	1 :	ı	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW Field	Value Id	Val	ue							Desc	rip	tior	1																				
Δ	RW CUSTOMER						-	200	orw	h۵	for c	ııctı	nm,	or																				

A RW CUSTOMER Reserved for customer

14.1.29 CUSTOMER[1]

Address offset: 0x084 Reserved for customer

Bit	number		31	30 2	29 2	8 2	7 2	6 25	5 24	4 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id			Α	Α.	A A	Α Α	Δ Δ	A	. A		ΑА	AA	Д	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et 0xFFFFFFF		1	1	1 :	1 :	l 1	1	1		1 1	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW Field	Value Id	Val	ue						De	escr	ipti	on																				
۸	DIM CLISTOMED						D	000	n.o	d fo	rcu	cto	mai																				

A RW CUSTOMER Reserved for customer

14.1.30 CUSTOMER[2]

Address offset: 0x088 Reserved for customer

Bit number		31 30	29	28	27	26	25	24	23	3 22	2 21	20 1	19 1	.8 1	17 1	16	15	14 :	13	12 :	11	10	9	8	7	6	5	4 3	3 2	1	0
Id		АА	Α	Α	Α	Α	Α	Α		A A	AAA		A ,	Δ.	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	Α	Α
Reset 0xFFFFFFF		1 1	1	1	1	1	1	1		1 1	11		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	l 1	1	1
Id RW Field	Value Id	Value							De	esci	riptic	n																			

A RW CUSTOMER Reserved for customer



14.1.31 CUSTOMER[3]

Address offset: 0x08C Reserved for customer

В	it n	number		31	1 30	29	2	8 2	7 :	26	25	24	23	3 2	2 2	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	
lo	d			,	ΔА	Α	. 4	١,	Δ	Α	Α	Α		A	4 A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Δ.	А А	
R	tese	et OxFFFFFFF		1	1	1	1	L :	1	1	1	1		1 :	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	
lo	d	RW Field	Value Id	Va	alue								D	esc	ript	tion																				
^	_	DW CUSTOMED								D.			1 f.				_																			-

A RW CUSTOMER Reserved for customer

14.1.32 CUSTOMER[4]

Address offset: 0x090 Reserved for customer

Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19	9 18 17 16 15 14 1	3 12 11 10 9 8 7	6 5 4 3 2 1 0
Id		AAAAA	A A A A AAAA A		A A A A A A	. A A A A A A
Reset 0xFFFFFFF		1 1 1 1 1	1 1 1 1 1111 1	. 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1
Id RW Field	Value Id	Value	Description			
A DIM CHISTOMATER			D 16 1			

A RW CUSTOMER Reserved for customer

14.1.33 CUSTOMER[5]

Address offset: 0x094 Reserved for customer

Bit	number		31 30	29	28	27	26	25	24	23	22	21 2	20 19	9 1	8 17	16	15	14	13 :	12 :	11 1	0 9	8	7	6	5	4	3	2	1 0
Id			АА	Α	Α	Α	Α	Α	Α	Δ	A	ΑА	Δ	. Δ	A	Α	Α	Α	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α ,	Α.	А А
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	1	1 1	1	. 1	. 1	1	1	1	1	1	1 :	1	1	1	1	1	1	1	1	1 1
Id	RW Field	Value Id	Value	•						Des	scri	ptio	n																	
Α	RW CUSTOMER						Re	ser	ved	for	cus	tom	ner																	

A RW CUSTOMER

14.1.34 CUSTOMER[6]

Address offset: 0x098 Reserved for customer

Bit number	31 30 29 28 2	27 26 25 24 23 22 21 20	19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Id	A A A A	A A A A A A A A	A A A A A A A	A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1	1 1 1 1 1111	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1
Id RW Field Value Id	l Value	Description		

A RW CUSTOMER Reserved for customer

14.1.35 CUSTOMER[7]

Address offset: 0x09C Reserved for customer

Bit number	31 30 29 28 27	26 25 24 23 22 21 20 19 18 17	7 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	AAAAA	A A A A A A A A	
Reset 0xFFFFFFF	1 1 1 1 1	1 1 1 1111 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id RW Field Value Id	Value	Description	

RW CUSTOMER Reserved for customer

14.1.36 CUSTOMER[8]

Address offset: 0x0A0 Reserved for customer



Bit	number		31 30	29	28	27	26	25	24	23	22	21 2	0 19	18	3 17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id			АА	Α	Α	Α	Α	Α	Α	A	ΑΑ.	ΑА	Α	Α	Α	Α	Α	Α	A	Δ Α	A A	Α	Α	Α	Α	Α	Α	A A	. Δ	A A
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	۱1	1 1	1	1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1 1	. 1	1
Id	RW Field	Value Id	Value	•						De	scri	otior	1																	
Α	RW CUSTOMER						Re	ser	ved	for	cus	tome	er																	

14.1.37 CUSTOMER[9]

Address offset: 0x0A4
Reserved for customer

Bit	number		31	. 30	29	28	27	26	25	24	23	3 22	2 21	20	19	18	17	16	15 :	14 :	13 1	2 1	1 10) 9	8	7	6	5	4	3	2	1 0
Id			A	A A	Α	Α	Α	Α	Α	Α		AA	A A	Α	Α	Α	Α	Α	Α	Α	A A	A A	Α	A	Α	Α	Α	Α	Α	Α	Α.	А А
Res	et 0xFFFFFFF		1	1	1	1	1	1	1	1		1 :	l 1	1	1	1	1	1	1	1	1 :	L 1	l 1	1	1	1	1	1	1	1	1	1 1
Id	RW Field	Value Id	Va	lue							De	esc	ripti	ion																		
Α	RW CUSTOMER							Re	ser	vec	d fo	r cı	usto	mer																		

14.1.38 CUSTOMER[10]

Address offset: 0x0A8
Reserved for customer

Bit	number		31 3	0 2	9 28	3 27	7 26	25	24	23	22	21	20 1	19 1	18 1	7 1	6 1	5 14	1 13	12	11	10	9	8	7	6	5	4	3 2	1	1 0
Id			AA	Α Α	Α Α	. Α	A	Α	Α		ДД	Α Α	١.	A	A A	Δ Α	Δ <i>A</i>	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	. Δ	A A
Res	et 0xFFFFFFF		1 :	1 1	l 1	. 1	. 1	1	1		1 1	1 1		1	1 :	1 1	1 1	l 1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	1
Id	RW Field	Value Id	Valu	e						De	scr	iptic	on																		
Α	RW CUSTOMER						Re	ser	vec	l foi	r cu	stor	ner																		

14.1.39 CUSTOMER[11]

Address offset: 0x0AC Reserved for customer

Bit n	umber		31 3	29	28	27	26	25	24	23	22	21 2	20 19	18	3 17	16	15	14	13	12 1	.1 1	0 9	8	7	6	5	4	3 2	2 1	1 0
Id			АА	. A	Α	Α	Α	Α	Α	Α	Α.	ΑА	Α	A	Α	Α	Α	Α	Α	Α.	A A	A A	Α	Α	Α	Α	Α	A A	. Δ	A A
Rese	t OxFFFFFFF		1 1	. 1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1 1	1	. 1
Id	RW Field	Value Id	Valu	9						Des	cri	ptio	n																	
Α	RW CUSTOMER						Re	ser	ved	for	cus	tom	er																	

14.1.40 CUSTOMER[12]

Address offset: 0x0B0 Reserved for customer

Bit	number		31 30	29	28	27	26	25	24	23 2	22 2	21 20	0 19	18	17	16	15 :	14 1	3 1	2 1:	l 10	9	8	7	6	5	4	3 2	2 1	0 1
Id			АА	Α	Α	Α	Α	Α	Α	Α	A A	ΑА	Α	Α	Α	Α	Α	A	A A	A	Α.	Α	Α	Α	Α	Α	Α.	A A	A A	А А
Res	et OxFFFFFFF		1 1	1	1	1	1	1	1	1	1 1	۱1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1	1 1	1	1 1
Id	RW Field	Value Id	Value							Des	crip	tion	1																	
Α	RW CUSTOMER						Res	serv	/ed	for o	cust	ome	er																	

14.1.41 CUSTOMER[13]

Address offset: 0x0B4 Reserved for customer

Bit number	3	1 30 29	28 2	27 26	5 25	24 :	23 22	21 20	19	18 1	7 16	15	14 13	12	11 1	0 9	8	7	6	5 4	. 3	2	1 0
Id		A A A	Α	А А	A	Α	АА	АА	Α	А А	Α.	Α	А А	Α	A A	A A	Α	Α	Α	A A	A	Α.	А А
Reset 0xFFFFFFF	1	1 1	1	1 1	. 1	1	1 1	11	1	1 1	1	1	1 1	1	1 1	1	1	1	1	1 1	. 1	1	1 1
ld RW Field Va	alue Id V	alue				ı	Descr	iption															

A RW CUSTOMER Reserved for customer



14.1.42 CUSTOMER[14]

Address offset: 0x0B8 Reserved for customer

Bit number		31 30 29 28 27 26	5 25 24 23 22 21 20 3	19 18 17 16 15 14 13	12 11 10 9 8 7 6	5 4 3 2 1 0
Id		AA A A A	A A AAAA	A A A A A A	A A A A A A	A A A A A A
Reset 0xFFFFFFF		1 1 1 1 1 1	1 1 1111	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1
ld RW Field	Value Id	Value	Description			
		_	1.6			

A RW CUSTOMER Reserved for customer

14.1.43 CUSTOMER[15]

Address offset: 0x0BC Reserved for customer

Id	RW Field	Value Id	Val	ue							De	SCI	iptic	n																			
Re	et 0xFFFFFFF		1	1	1	1	1	1	1	1		1 1	11		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
Id			Α	Α	Α	Α	Α	Α	Α	Α		A A	АА	ı	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α ,	4 А
Bit	number		31	30	29	28	27	26	25	24	23	22	21	20 :	19 :	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0

A RW CUSTOMER Reserved for customer

14.1.44 CUSTOMER[16]

Address offset: 0x0C0
Reserved for customer

Bit number		31 30	29 2	8 2	7 26	25	24	23	22 2	21 2	0 19	18	17	16	15 1	14 1	3 12	11	10	9	8	7 (5 !	5 4	3	2	1 ()
Id		АА	A A	Д Д	A	Α	Α	Δ	AA	4 A	Α	Α	Α	Α	Α	A A	А	Α	Α	Α	Α	A	Δ ,	A A	Α	Α	Α ,	A.
Reset 0xFFFFFFF		1 1	1 :	1 1	. 1	1	1	1	1 :	1 1	1	1	1	1	1	1 1	. 1	1	1	1	1	1 :	1 :	l 1	1	1	1 :	L
Id RW Field	Value Id	Value						Des	scrip	tio	n																	
					_																							_

A RW CUSTOMER Reserved for customer

14.1.45 CUSTOMER[17]

Address offset: 0x0C4 Reserved for customer

Bit number	31 30 29 2	28 27 26 25 24 23 22 21 20 19	9 18 17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id	A A A	A A A A A A A A A	A A A A A A A A A	A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1	1 1 1 1 1 1111 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1
Id RW Field Value	ld Value	Description		

A RW CUSTOMER Reserved for customer

14.1.46 CUSTOMER[18]

Address offset: 0x0C8
Reserved for customer

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 3	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	AAAAAAA	A A A A A A A A	A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1111 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id RW Field Value Id	Value	Description	

RW CUSTOMER Reserved for customer

14.1.47 CUSTOMER[19]

Address offset: 0x0CC Reserved for customer



Bit	number		31 30	29	28	27	26	25	24	23	22	21 2	0 19	18	3 17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id			АА	Α	Α	Α	Α	Α	Α	A	ΑΑ.	ΑА	Α	Α	Α	Α	Α	Α	A	Δ Α	A A	Α	Α	Α	Α	Α	Α	A A	. Δ	A A
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	۱1	1 1	1	1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1 1	. 1	1
Id	RW Field	Value Id	Value	•						De	scri	otior	1																	
Α	RW CUSTOMER						Re	ser	ved	for	cus	tome	er																	

14.1.48 CUSTOMER[20]

Address offset: 0x0D0 Reserved for customer

Bit	number		31	. 30	29	28	27	26	25	24	23	22	21	20 1	9 1	8 1	7 1	5 15	14	13	12	11 1	LO :	9	8 7	7 6	5 5	4	3	2	1 0
Id			,	4 Α	Α	Α	Α	Α	Α	Α	A	A A	АА	. 4	Δ .	4 Α	A A	A	Α	Α	Α	Α	A .	A .	A A	A /	A A	A	Α	Α	АА
Res	et 0xFFFFFFF		1	1	1	1	1	1	1	1	1	۱1	1 1	1	1 1	1 1	1	. 1	1	1	1	1	1	1	1 :	. 1	l 1	. 1	1	1	1 1
Id	RW Field	Value Id	Va	lue							De	scri	iptio	n																	
Α	RW CUSTOMER							Re	ser	ved	for	cu	ston	ner																	

14.1.49 CUSTOMER[21]

Address offset: 0x0D4
Reserved for customer

Bit	number		3	1 30	29	9 28	3 2	7 26	5 2	5 2	24 :	23	22	21 2	0 19	9 1	8 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 (0
Id				АА	. 4	A	. A	Α Α	. 4	Δ	Α	Α	Α	ΑА	Δ	. Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Δ ,	A	Д
Res	et 0xFFFFFFF		1	. 1	. 1	. 1	. 1	l 1	. 1	1	1	1	1	1 1	1	. 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1	1
Id	RW Field	Value Id	٧	alue	9						ı	Des	cri	otio	n																			
Α	RW CUSTOMER							R	ese	erv	ed f	for	cus	tom	er																			

14.1.50 CUSTOMER[22]

Address offset: 0x0D8 Reserved for customer

Bit number		31 30 29 28 2	27 26 25 24 23 22 21 20	19 18 17 16 15 14	13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id		AAAAA	A A A A A A A A A	A A A A A	A A A A A	A A A A A A A
Reset 0xFFFFFFF		1 1 1 1 1	1 1 1 1 1111	1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1 1
ld RW Field	Value Id	Value	Description			
A RW CUSTOMER			Reserved for customer			

14.1.51 CUSTOMER[23]

Address offset: 0x0DC Reserved for customer

Bit	number		31 30	29	28	27	26	25	24	23 2	22 2	21 20	0 19	18	17	16	15 :	14 1	3 1	2 1:	l 10	9	8	7	6	5	4	3 2	2 1	0 1
Id			АА	Α	Α	Α	Α	Α	Α	Α	A A	ΑА	Α	Α	Α	Α	Α	A	A A	A	Α.	Α	Α	Α	Α	Α	Α.	A A	A A	А А
Res	et OxFFFFFFF		1 1	1	1	1	1	1	1	1	1 1	۱1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1	1 1	1	1 1
Id	RW Field	Value Id	Value							Des	crip	tion	1																	
Α	RW CUSTOMER						Res	serv	/ed	for o	cust	ome	er																	

14.1.52 CUSTOMER[24]

Address offset: 0x0E0
Reserved for customer

Bit number	3	1 30 29	28 2	27 26	5 25	24 :	23 22	21 20	19	18 1	7 16	15	14 13	12	11 1	0 9	8	7	6	5 4	. 3	2	1 0
Id		A A A	Α	А А	A	Α	АА	АА	Α	А А	Α.	Α	А А	Α	A A	A A	Α	Α	Α	A A	A	Α.	А А
Reset 0xFFFFFFF	1	1 1	1	1 1	. 1	1	1 1	11	1	1 1	1	1	1 1	1	1 1	1	1	1	1	1 1	. 1	1	1 1
ld RW Field Va	alue Id V	alue				ı	Descr	iption															

A RW CUSTOMER Reserved for customer



14.1.53 CUSTOMER[25]

Address offset: 0x0E4
Reserved for customer

Bit	number		31 30	29	28	27	26	25	24	23 :	22 2	21 2	0 19	18	17	16	15	14 1	3 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id			АА	Α	Α	Α	Α	Α	Α	Α	A	A A	Α	Α	Α	Α	Α	Α	A A	\ <i>\</i>	A	Α	Α	Α	Α	Α	Α	A A	۱ ۸	А А
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	1 :	1 1	1	1	1	1	1	1	1 1	۱ 1	. 1	1	1	1	1	1	1	1 :	ι :	1 1
Id	RW Field	Value Id	Value							Des	crip	tior	1																	
Α	RW CUSTOMER						Res	serv	/ed	for	cust	tom	er																	

14.1.54 CUSTOMER[26]

Address offset: 0x0E8
Reserved for customer

Bit	number		31 30 29 28 2	7 26 25 24 23 22 21 20 19	18 17 16 15 14 13 12 1	1 10 9 8 7 6 5 4 3 2 1 0
Id			AAAAA	A A A A AAAA A	A A A A A A A	A A A A A A A A A A A
Res	et 0xFFFFFFFF		1 1 1 1 1	1 1 1 1 1111 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field	Value Id	Value	Description		
Α	RW CUSTOMER			Reserved for customer		

14.1.55 CUSTOMER[27]

Address offset: 0x0EC Reserved for customer

Bit	number		31 30	29	28	27	26	25	24	23 2	22 2	21 2	0 19	18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	. 0
Id			АА	Α	Α	Α	Α	Α	Α	Α	A	A A	Α	Α	Α	Α	Α	Α	A	λ Α	A	Α	Α	Α	Α	Α	Α	A A	Δ Δ	A
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	1 :	1 1	1	1	1	1	1	1	1 :	L 1	. 1	1	1	1	1	1	1	1 1	L 1	. 1
Id	RW Field	Value Id	Value	:						Des	crip	tio	1																	
Α	RW CUSTOMER						Res	serv	/ed	for o	cust	tom	er																	

14.1.56 CUSTOMER[28]

Address offset: 0x0F0
Reserved for customer

Bit	number		31	30	29	28	27	26	25	24	23	22	21	20 :	19 :	18	17 :	16 :	15	14 :	13 :	12 :	11 :	10	9	8	7	6	5 4	3	2	1	. 0
Id			А	A	Α	Α	Α	Α	Α	Α	A	A A	ΑА		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	Α.	Δ,	Δ,	4 Δ	. Δ	. A	Α	A
Res	et 0xFFFFFFF		1	1	1	1	1	1	1	1	1	l 1	1 1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	1	1	. 1
Id	RW Field	Value Id	Va	lue							De	scri	iptic	n																			
Α	RW CUSTOMER							Re	ser	ved	for	cu	stor	ner																			

14.1.57 CUSTOMER[29]

Address offset: 0x0F4
Reserved for customer

Bit	number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id			A A A A A A A A A A A A A A A A A A A
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field	Value Id	Value Description
Α	RW CUSTOMER		Reserved for customer

14.1.58 CUSTOMER[30]

Address offset: 0x0F8
Reserved for customer



Bit	number		31 30	29	28	27	26	25	24	23 :	22 2	21 20	0 19	18	17	16	15	14 1	.3 1	2 11	1 10	9	8	7	6	5	4	3 2	1	. 0
Id			АА	Α	Α	Α	Α	Α	Α	Α	A	A A	Α	Α	Α	Α	Α	Α	Α Δ	ι A	A	Α	Α	Α	Α	Α	Α	ΑА	A	А
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	1 :	11	1	1	1	1	1	1	1 1	. 1	. 1	1	1	1	1	1	1	1 1	. 1	. 1
Id	RW Field	Value Id	Value	•						Des	crip	tion	ı																	
Α	RW CUSTOMER						Re	ser	ved :	for	cust	tome	er																	

14.1.59 CUSTOMER[31]

Address offset: 0x0FC Reserved for customer

Bit	number		31 30	29	28	27	26	25	24	23	22	21 2	20 19	18	3 17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id			АА	Α	Α	Α	Α	Α	Α	Δ	A	АА	Α	Α	Α	Α	Α	Α	A	Δ ,	A A	Α	Α	Α	Α	Α	Α	A	Δ,	А А
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1 :	l 1	1	1	1	1	1	1	1	1 :	1 1
Id	RW Field	Value Id	Value	•						Des	scri	ptio	n																	
Α	RW CUSTOMER Reserved for customer																													

14.1.60 PSELRESET[0]

Address offset: 0x200

Mapping of the nRESET function (see POWER chapter for details)

All PSELRESET registers have to contain the same value for a pin mapping to be valid. If they don't, there will be no nRESET function exposed on a GPIO, and the device will always start independently of the levels present on any of the GPIOs.

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	ААААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field	Value Id	Value	Description
Α	RW PIN		21	GPIO number P0.n onto which Reset is exposed
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

14.1.61 PSELRESET[1]

Address offset: 0x204

Mapping of the nRESET function (see POWER chapter for details)

All PSELRESET registers have to contain the same value for a pin mapping to be valid. If they don't, there will be no nRESET function exposed on a GPIO, and the device will always start independently of the levels present on any of the GPIOs.

Bit	number		31 30	29	28	27 :	26 2	25 24	4 23	3 22	21	20 1	.9 18	8 17	16	15	14 1	13 1	2 11	10	9	8	7	6 5	5 4	3	2	1 0
Id			В																						Α	Α	Α	А А
Res	et 0xFFFFFFF		1 1	1	1	1	1	1 1	1	. 1	1	1 :	1 1	. 1	1	1	1	1 1	l 1	1	1	1	1	1 :	1 1	1	1	1 1
Id	RW Field	Value Id	Value	:					D	escr	iptic	n																
Α	RW PIN		21						G	PIO	num	ber	P0.r	ont	0 w	hich	Re	set i	s ex	pose	d							
В	RW CONNECT								Co	onne	ectio	n																
		Disconnected	1						D	isco	nned	t																
		Connected	0						Co	onne	ect																	

14.1.62 APPROTECT

Address offset: 0x208
Access Port protection




Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				A A A A A A A
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field	Value Id	Value	Description
Α	RW PALL			Enable or disable Access Port protection. Any other value than
				0xFF being written to this field will enable protection.
				See <i>Debug and trace</i> on page 72 for more information.
		Disabled	0xFF	Disable
		Enabled	0x00	Enable

14.1.63 NFCPINS

Address offset: 0x20C

Setting of pins dedicated to NFC functionality: NFC antenna or GPIO





15 Peripheral interface

Peripherals are controlled by the CPU by writing to configuration registers and task registers. Peripheral events are indicated to the CPU by event registers and interrupts if they are configured for a given event.




Figure 10: Tasks, events, shortcuts, and interrupts

15.1 Peripheral ID

Every peripheral is assigned a fixed block of 0x1000 bytes of address space, which is equal to 1024 x 32 bit registers.

See *Instantiation* on page 24 for more information about which peripherals are available and where they are located in the address map.

There is a direct relationship between the peripheral ID and base address. For example, a peripheral with base address 0x40000000 is assigned ID=0, a peripheral with base address 0x40001000 is assigned ID=1, and a peripheral with base address 0x4001F000 is assigned ID=31.

Peripherals may share the same ID, which may impose one or more of the following limitations:

- · Some peripherals share some registers or other common resources.
- · Operation is mutually exclusive. Only one of the peripherals can be used at a time.
- Switching from one peripheral to another must follow a specific pattern (disable the first, then enable the second peripheral).

15.2 Peripherals with shared ID

In general, and with the exception of ID 0, peripherals sharing an ID and base address may not be used simultaneously. The user can only enable one at the time on this specific ID.

When switching between two peripherals that share an ID, the user should do the following to prevent unwanted behavior:

· Disable the previously used peripheral



- · Remove any PPI connections set up for the peripheral that is being disabled
- Clear all bits in the INTEN register, i.e. INTENCLR = 0xFFFFFFF.
- Explicitly configure the peripheral that you enable and do not rely on configuration values that may be inherited from the peripheral that was disabled.
- · Enable the now configured peripheral.

For each of the rows in the following table, the instance ID listed is shared by the peripherals in the same row.

Table 20: Peripherals sharing an ID

Instance						
ID 2 (0x40002000)	UARTE	UART				
-						
ID 3 (0x40003000)	SPIM	SPIS	SPI	TWIM	TWIS	TWI
ID 4 (0x40004000)	SPIM	SPIS	SPI	TWIM	TWIS	TWI
ID 35 (0x40023000)	SPIM	SPIS	SPI			
-						
ID 15 (0x4000F000)	AAR	CCM				
-						
ID 19 (0x40013000)	COMP	LPCOMP				
-						
ID 20 (0x40014000)	SWI	EGU				
ID 21 (0x40015000)	SWI	EGU				
ID 22 (0x40016000)	SWI	EGU				
ID 23 (0x40017000)	SWI	EGU				
ID 24 (0x40018000)	SWI	EGU				
ID 25 (0x40019000)	SWI	EGU				

15.3 Peripheral registers

Most peripherals feature an ENABLE register. Unless otherwise specified in the relevant chapter, the peripheral registers (in particular the PSEL registers) must be configured before enabling the peripheral.

Note that the peripheral must be enabled before tasks and events can be used.

15.4 Bit set and clear

Registers with multiple single-bit bit fields may implement the "set-and-clear" pattern. This pattern enables firmware to set and clear individual bits in a register without having to perform a read-modify-write operation on the main register.

This pattern is implemented using three consecutive addresses in the register map where the main register is followed by a dedicated SET and CLR register in that order.

The SET register is used to set individual bits in the main register while the CLR register is used to clear individual bits in the main register. Writing a '1' to a bit in the SET or CLR register will set or clear the same bit in the main register respectively. Writing a '0' to a bit in the SET or CLR register has no effect. Reading the SET or CLR registers returns the value of the main register.

Restriction: The main register may not be visible and hence not directly accessible in all cases.

15.5 Tasks

Tasks are used to trigger actions in a peripheral, for example, to start a particular behavior. A peripheral can implement multiple tasks with each task having a separate register in that peripheral's task register group.

A task is triggered when firmware writes a '1' to the task register or when the peripheral itself or another peripheral toggles the corresponding task signal. See *Figure 10: Tasks*, *events*, *shortcuts*, *and interrupts* on page 68.



15.6 Events

Events are used to notify peripherals and the CPU about events that have happened, for example, a state change in a peripheral. A peripheral may generate multiple events with each event having a separate register in that peripheral's event register group.

An event is generated when the peripheral itself toggles the corresponding event signal, and the event register is updated to reflect that the event has been generated. See *Figure 10: Tasks, events, shortcuts, and interrupts* on page 68. An event register is only cleared when firmware writes a '0' to it.

Events can be generated by the peripheral even when the event register is set to '1'.

15.7 Shortcuts

A shortcut is a direct connection between an event and a task within the same peripheral. If a shortcut is enabled, its associated task is automatically triggered when its associated event is generated.

Using a shortcut is the equivalent to making the same connection outside the peripheral and through the PPI. However, the propagation delay through the shortcut is usually shorter than the propagation delay through the PPI.

Shortcuts are predefined, which means their connections cannot be configured by firmware. Each shortcut can be individually enabled or disabled through the shortcut register, one bit per shortcut, giving a maximum of 32 shortcuts for each peripheral.

15.8 Interrupts

All peripherals support interrupts. Interrupts are generated by events.

A peripheral only occupies one interrupt, and the interrupt number follows the peripheral ID. For example, the peripheral with ID=4 is connected to interrupt number 4 in the Nested Vectored Interrupt Controller (NVIC).

Using the INTEN, INTENSET and INTENCLR registers, every event generated by a peripheral can be configured to generate that peripheral's interrupt. Multiple events can be enabled to generate interrupts simultaneously. To resolve the correct interrupt source, the event registers in the event group of peripheral registers will indicate the source.

Some peripherals implement only INTENSET and INTENCLR, and the INTEN register is not available on those peripherals. Refer to the individual chapters for details. In all cases, however, reading back the INTENSET or INTENCLR register returns the same information as in INTEN.

Each event implemented in the peripheral is associated with a specific bit position in the INTEN, INTENSET and INTENCLR registers.

The relationship between tasks, events, shortcuts, and interrupts is shown in *Figure 10: Tasks, events, shortcuts, and interrupts* on page 68.

15.8.1 Interrupt clearing

When clearing an interrupt by writing "0" to an event register, or disabling an interrupt using the INTENCLR register, it can take up to four CPU clock cycles to take effect. This means that an interrupt may reoccur immediately even if a new event has not come, if the program exits an interrupt handler after the interrupt is cleared or disabled, but before four clock cycles have passed.

Important: To avoid an interrupt reoccurring before a new event has come, the program should perform a read from one of the peripheral registers, for example, the event register that has been cleared, or the INTENCLR register that has been used to disable the interrupt.

This will cause a one to three-cycle delay and ensure the interrupt is cleared before exiting the interrupt handler. Care should be taken to ensure the compiler does not remove the read operation as an optimization. If the program can guarantee a four-cycle delay after event clear or interrupt disable another way, then a read of a register is not required.





16 Debug and trace

The debug and trace system offers a flexible and powerful mechanism for non-intrusive debugging.




Figure 11: Debug and trace overview

The main features of the debug and trace system are:

- · Two-pin Serial Wire Debug (SWD) interface
- Flash Patch and Breakpoint Unit (FPB) supports:
 - · Two literal comparators
 - Six instruction comparators
- Data Watchpoint and Trace Unit (DWT)
 - Four comparators
- Instrumentation Trace Macrocell (ITM)
- Embedded Trace Macrocell (ETM)
- Trace Port Interface Unit (TPIU)
 - 4-bit parallel trace of ITM and ETM trace data
 - · Serial Wire Output (SWO) trace of ITM data

16.1 DAP - Debug Access Port

An external debugger can access the device via the DAP.

The DAP implements a standard ARM® CoreSight™ Serial Wire Debug Port (SW-DP).

The SW-DP implements the Serial Wire Debug protocol (SWD) that is a two-pin serial interface, see SWDCLK and SWDIO in *Figure 11: Debug and trace overview* on page 72.

In addition to the default access port in the CPU (AHB-AP), the DAP includes a custom Control Access Port (CTRL-AP). The CTRL-AP is described in more detail in CTRL-AP - Control Access Port on page 73.

Important:

- The SWDIO line has an internal pull-up resistor.
- The SWDCLK line has an internal pull-down resistor.



16.2 CTRL-AP - Control Access Port

The Control Access Port (CTRL-AP) is a custom access port that enables control of the device even if the other access ports in the DAP are being disabled by the access port protection.

Access port protection blocks the debugger from read and write access to all CPU registers and memory-mapped addresses. See the UICR register *APPROTECT* on page 66 for more information about enabling access port protection.

This access port enables the following features:

- Soft reset, see Reset on page 82 for more information
- Disable access port protection

Access port protection can only be disabled by issuing an ERASEALL command via CTRL-AP. This command will erase the Flash, UICR, and RAM.

16.2.1 Registers

Table 21: Register Overview

Register	Offset	Description
RESET	0x000	Soft reset triggered through CTRL-AP
ERASEALL	0x004	Erase all
ERASEALLSTATUS	0x008	Status register for the ERASEALL operation
APPROTECTSTATUS	0x00C	Status register for access port protection
IDR	0x0FC	CTRL-AP Identification Register, IDR

RESET

Address offset: 0x000

Soft reset triggered through CTRL-AP

Bit	number		31	1 30	29	28	3 27	7 20	6 2	5 2	24 2	3 2	22 2	21 2	20	19	18	17	16	15	14	4 1	3 1	2	11	10	9	8	7	6	5	4	3	2	1	0
Id																																				Α
Res	et 0x00000000		0	0	0	0	0	0) (0	0	0	0	0	0	0	0	0	0	0	0	()	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Va	alue							C)es	crip	tio	n																					
Α	RW RESET										S	oft	res	et	trig	ger	ed	thr	ou	gh	СТ	RL-	ΑP	Se	e F	Res	et E	3eh	avio	ur	in					_
											P	OV	VEF	R ch	apt	ter	for	mc	ore	de	tail	s.														
		NoReset	0								R	lese	et i	s no	t a	ctiv	e																			
		Reset	1								R	lese	et i	ac	tive	e. D	evi	ce	is h	elo	d in	re	set													

ERASEALL

Address offset: 0x004

Erase all

Bit number		31 30 29 2	8 27 26 2	25 24	23 22 2	1 20	19	18 17	7 16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id																							Α
Reset 0x00000000		0 0 0 0	000	0 0	0 0	0 0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0
Id RW Field	Value Id	Value			Descrip	tion																	
A W ERASEALL					Erase a	l FLA	SH a	nd R	AM														
	NoOperation	0			No ope	ratio	n																
	Erase	1			Erase a	l FLA	SH a	nd R	ΑM														

ERASEALLSTATUS

Address offset: 0x008

Status register for the ERASEALL operation



Bit	numb	er		31 30	29	28	27	26	25	24	23	22 2	21 2	0 19	18	17	16	15	14 1	3 12	11	10	9	8	7	6	5	4	3 :	2 1	0
Id																															Α
Res	et 0x	00000000		0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 (0 0	0
Id	RW	Field	Value Id	Value	е						Des	scrip	tior	1																	
Α	R	ERASEALLSTATUS									Sta	tus r	regis	teri	for t	he	ERA:	SEA	LL o _l	oera	tion										
			Ready	0							ER/	ASEA	ALL is	s rea	dy																
			Busy	1							ER/	ASEA	ALL is	s bus	sy (d	on-g	oing	g)													

APPROTECTSTATUS

Address offset: 0x00C

Status register for access port protection

Bit	numb	er		31 30	29	28	27	26	25 :	24 :	23 2	22 2	1 20) 19	18	3 17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	1	. 0
Id																															Α
Res	et 0x0	0000000		0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Valu	е					ı	Des	cript	tion	ı																	
Α	R	APPROTECTSTATUS								9	Stat	us re	egis	teri	for	acce	ess p	ort	pro	tect	ion										
			Enabled	0						,	Acce	ess p	ort	pro	tec	tion	ena	able	d												
			Disabled	1						,	Acce	ess p	ort	pro	tec	tion	no	t en	able	ed											

IDR

Address offset: 0x0FC

CTRL-AP Identification Register, IDR

Bit	numb	er		31	L 30	29	28	27 :	26 2!	5 24	23	22 2	21 2	0 1	9 18	3 17	16	15	14 13	3 12	11 1	.0 9	8	7	6	5	4	3 2	1	0
Id				Ε	Ε	Ε	Ε	D	D D	D	С	С	C (2 (c c	С	В	В	ВВ					Α	Α	Α	Α	А А	A	Α
Res	et 0x(02880000		0	0	0	0	0	0 1	. 0	1	0	0 () 1	1 0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Va	alue						De	scrip	otion	1																
Α	R	APID									ΑP	Ider	ntific	atio	on															
В	R	CLASS									Ac	cess	Port	(A	P) cl	ass														
			NotDefined	0×	κ0						No	def	ined	cla	ISS															
			MEMAP	0×	κ8						Me	emo	ry Ad	ces	ss Po	ort														
С	R	JEP106ID									JE	DEC.	JEP1	06 i	iden	tity	cod	e												
D	R	JEP106CONT									JE	DEC	JEP1	06	cont	inua	itio	n co	de											
Е	R	REVISION									Re	visio	n																	

16.3 Debug interface mode

Before the external debugger can access the CPU's access port (AHB-AP) or the Control Access Port (CTRL-AP), the debugger must first request the device to power up via CxxxPWRUPREQ in the SWJ-DP.

As long as the debugger is requesting power via CxxxPWRUPREQ, the device will be in debug interface mode. If the debugger is not requesting power via CxxxPWRUPREQ, the device will be in normal mode.

Some peripherals will behave differently in debug interface mode compared to normal mode. These differences are described in more detail in the chapters of the peripherals that are affected.

When a debug session is over, the external debugger must make sure to put the device back into normal mode since the overall power consumption will be higher in debug interface mode compared to normal mode.

For details on how to use the debug capabilities please read the debug documentation of your IDE.

If the device is in System OFF when power is requested via CxxxPWRUPREQ, the system will wake up and the DIF flag in *RESETREAS* on page 85 will be set.

16.4 Real-time debug

The nRF52832 supports real-time debugging.



Real-time debugging will allow interrupts to execute to completion in real time when breakpoints are set in Thread mode or lower priority interrupts. This enables the developer to set a breakpoint and single-step through their code without a failure of the real-time event-driven threads running at higher priority. For example, this enables the device to continue to service the high-priority interrupts of an external controller or sensor without failure or loss of state synchronization while the developer steps through code in a low-priority thread.

16.5 Trace

The device supports ETM and ITM trace.

Trace data from the ETM and the ITM is sent to an external debugger via a 4-bit wide parallel trace port (TPIU), see TRACEDATA[0] through TRACEDATA[3] and TRACECLK in *Figure 11: Debug and trace overview* on page 72.

In addition to parallel trace, the TPIU supports serial trace via the Serial Wire Output (SWO) trace protocol.

Parallel and serial trace cannot be used at the same time.

ETM trace is only supported in parallel trace mode while ITM trace is supported in both parallel and serial trace modes.

For details on how to use the trace capabilities, please read the debug documentation of your IDE.

TPIU's trace pins are multiplexed with GPIOs, and SWO and TRACEDATA[0] use the same GPIO, see *Pin assignments* on page 13 for more information.

Trace speed is configured in the TRACECONFIG on page 108 register.

The speed of the trace pins depends on the DRIVE setting of the GPIOs that the trace pins are multiplexed with, see *PIN_CNF[14]* on page 142, *PIN_CNF[15]* on page 143, *PIN_CNF[16]* on page 144, *PIN_CNF[18]* on page 145 and *PIN_CNF[20]* on page 146. Only S0S1 and H0H1 drives are suitable for debugging. S0S1 is the default DRIVE at reset. If parallel or serial trace port signals are not fast enough in the debugging conditions, all GPIOs in use for tracing should be set to high drive (H0H1). The user shall make sure that these GPIOs' DRIVE is not overwritten by software during the debugging session.

16.5.1 Electrical specification

Trace port

Symbol	Description	Min.	Тур.	Max.	Units
T _{cyc}	Clock period, as defined by ARM (See ARM Infocenter,	62.5		500	ns
	Embedded Trace Macrocell Architecture Specification, Trace				
	Port Physical Interface, Timing specifications)				



17 Power and clock management

Power and clock management in nRF52832 is optimized for ultra-low power applications.

The core of the power and clock management system is the Power Management Unit (PMU) illustrated in *Figure 12: Power Management Unit* on page 76.




Figure 12: Power Management Unit

The user application is not required to actively control power and clock, since the PMU is able to automatically detect which resources are required by the different components in the system at any given time. The PMU will continuously optimize the system based on this information to achieve the lowest power consumption possible without user interaction.

17.1 Current consumption scenarios

As the system is being constantly tuned by the PMU, estimating the energy consumption of an application can be challenging if the designer is not able to do measurements on the hardware directly. See *Electrical specification* on page 76 for application scenarios showing average current drawn from the VDD supply.

Each scenario specifies a set of active operations and conditions applying to the given scenario. *Table 22: Current consumption scenarios, common conditions* on page 76 shows the conditions used for a scenario unless otherwise is stated in the scenario description.

Table 22: Current consumption scenarios, common conditions

Condition	Value	
VDD	3 V	
Temperature	25°C	
CPU	WFI/WFE sleep	
Peripherals	All idle	
Clock	Not running	
Regulator	DCDC	

17.1.1 Electrical specification

Current consumption: Radio

Symbol	Description	Min.	Тур.	Max.	Units
I _{RADIO_TX0}	0 dBm TX @ 1 Mb/s Bluetooth Low Energy mode, Clock = HFXO		7.1		mA
I _{RADIO_TX1}	-40 dBm TX @ 1 Mb/s Bluetooth Low Energy mode, Clock =		4.1		mA
	HFXO				
I _{RADIO_RX0}	Radio RX @ 1 Mb/s Bluetooth Low Energy mode, Clock = HFXO		6.5		mA



Current consumption: Radio protocol configurations

Symbol	Description	Min.	Тур.	Max.	Units
I _{SO}	CPU running CoreMark from Flash, Radio 0 dBm TX @ 1 Mb/s		9.6		mA
	Bluetooth Low Energy mode, Clock = HFXO, Cache enabled				
I _{S1}	CPU running CoreMark from Flash, Radio RX @ 1 Mb/s		9.0		mA
	Bluetooth Low Energy mode, Clock = HFXO, Cache enabled				

Current consumption: Ultra-low power

Symbol	Description	Min.	Тур.	Max.	Units
ION_RAMOFF_EVENT	System ON, No RAM retention, Wake on any event		1.2		μΑ
I _{ON_RAMON_EVENT}	System ON, Full RAM retention, Wake on any event		1.5		μΑ
I _{ON_RAMOFF_RTC}	System ON, No RAM retention, Wake on RTC		1.9		μΑ
I _{OFF_RAMOFF_RESET}	System OFF, No RAM retention, Wake on reset		0.3		μΑ
I _{OFF_RAMOFF_GPIO}	System OFF, No RAM retention, Wake on GPIO		1.2		μΑ
I _{OFF_RAMOFF_LPCOMP}	System OFF, No RAM retention, Wake on LPCOMP		1.9		μΑ
I _{OFF_RAMOFF_NFC}	System OFF, No RAM retention, Wake on NFC field		0.7		μΑ
I _{OFF_RAMON_RESET}	System OFF, Full 64 kB RAM retention, Wake on reset		0.7		μΑ



18 POWER — Power supply

This device has the following power supply features:

- · On-chip LDO and DC/DC regulators
- · Global System ON/OFF modes
- · Individual RAM section power control for all system modes
- · Analog or digital pin wakeup from System OFF
- Supervisor HW to manage power on reset, brownout, and power fail
- Auto-controlled refresh modes for LDO and DC/DC regulators to maximize efficiency
- · Automatic switching between LDO and DC/DC regulator based on load to maximize efficiency

Note: Two additional external passive components are required to use the DC/DC regulator.

18.1 Regulators

The following internal power regulator alternatives are supported:

- Internal LDO regulator
- · Internal DC/DC regulator

The LDO is the default regulator.

The DC/DC regulator can be used as an alternative to the LDO regulator and is enabled through the DC/DCEN on page 88 register. Using the DC/DC regulator will reduce current consumption compared to when using the LDO regulator, but the DC/DC regulator requires an external LC filter to be connected, as shown in *Figure 14: DC/DC regulator setup* on page 79.




Figure 13: LDO regulator setup






Figure 14: DC/DC regulator setup

18.2 System OFF mode

System OFF is the deepest power saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated.

The device can be put into System OFF mode using the POWER register interface. When in System OFF mode, the device can be woken up through one of the following signals:

- 1. The DETECT signal, optionally generated by the GPIO peripheral
- 2. The ANADETECT signal, optionally generated by the LPCOMP module
- 3. The SENSE signal, optionally generated by the NFC module to "wake-on-field"
- 4. A reset

When the system wakes up from System OFF mode, it gets reset. For more details, see *Reset behavior* on page 83.

One or more RAM sections can be retained in System OFF mode depending on the settings in the RAM[n].POWER registers.

RAM[n].POWER are retained registers, see *Reset behavior*. Note that these registers are usually overwritten by the startup code provided with the nRF application examples.

Before entering System OFF mode, the user must make sure that all on-going EasyDMA transactions have been completed. This is usually accomplished by making sure that the EasyDMA enabled peripheral is not active when entering System OFF.

18.2.1 Emulated System OFF mode

If the device is in debug interface mode, System OFF will be emulated to secure that all required resources needed for debugging are available during System OFF.

See *Debug and trace* on page 72 for more information. Required resources needed for debugging include the following key components: *Debug and trace* on page 72, *CLOCK* — *Clock control* on page 101, *POWER* — *Power supply* on page 78, *NVMC* — *Non-volatile memory controller* on page 29, CPU, Flash, and RAM. Since the CPU is kept on in an emulated System OFF mode, it is recommended to add an infinite loop directly after entering System OFF, to prevent the CPU from executing code that normally should not be executed.



18.3 System ON mode

System ON is the default state after power-on reset. In System ON, all functional blocks such as the CPU or peripherals, can be in IDLE or RUN mode, depending on the configuration set by the software and the state of the application executing.

Register *RESETREAS* on page 85 provides information about the source that caused the wakeup or reset.

The system can switch on and off the appropriate internal power sources, depending on how much power is needed at any given time. The power requirement of a peripheral is directly related to its activity level, and the activity level of a peripheral is usually raised and lowered when specific tasks are triggered or events are generated.

18.3.1 Sub power modes

In System ON mode, when both the CPU and all the peripherals are in IDLE mode, the system can reside in one of the two sub power modes.

The sub power modes are:

- · Constant latency
- Low power

In constant latency mode the CPU wakeup latency and the PPI task response will be constant and kept at a minimum. This is secured by forcing a set of base resources on while in sleep. The advantage of having a constant and predictable latency will be at the cost of having increased power consumption. The constant latency mode is selected by triggering the CONSTLAT task.

In low power mode the automatic power management system, described in *System ON mode* on page 80, ensures the most efficient supply option is chosen to save the most power. The advantage of having the lowest power possible will be at the cost of having varying CPU wakeup latency and PPI task response. The low power mode is selected by triggering the LOWPWR task.

When the system enters System ON mode, it will, by default, reside in the low power sub-power mode.

18.4 Power supply supervisor

The power supply supervisor initializes the system at power-on and provides an early warning of impending power failure.

In addition, the power supply supervisor puts the system in a reset state if the supply voltage is too low for safe operation (brownout). The power supply supervisor is illustrated in *Figure 15: Power supply supervisor* on page 81.






Figure 15: Power supply supervisor

18.4.1 Power-fail comparator

The power-fail comparator (POF) can provide the CPU with an early warning of impending power failure. It will not reset the system, but give the CPU time to prepare for an orderly power-down.

The comparator features a hysteresis of V_{HYST} , as illustrated in *Figure 16: Power-fail comparator (BOR = Brownout reset)* on page 81. The threshold V_{POF} is set in register *POFCON* on page 86. If the POF is enabled and the supply voltage falls below V_{POF} , the POFWARN event will be generated. This event will also be generated if the supply voltage is already below V_{POF} at the time the POF is enabled, or if V_{POF} is reconfigured to a level above the supply voltage.

If power-fail warning is enabled and the supply voltage is below V_{POF} the power-fail comparator will prevent the NVMC from performing write operations to the NVM. See *NVMC* — *Non-volatile memory controller* on page 29 for more information about the NVMC.




Figure 16: Power-fail comparator (BOR = Brownout reset)

To save power, the power-fail comparator is not active in System OFF or in System ON when HFCLK is not running.



18.5 RAM sections

RAM section power control is used for retention in System OFF mode and for powering down unused sections in System ON mode.

Each RAM section can power up and down independently in both System ON and System OFF mode. See chapter *Memory* on page 23 for more information on RAM sections.

18.6 Reset

There are multiple sources that may trigger a reset.

After a reset has occurred, register *RESETREAS* can be read to determine which source generated the reset.

18.6.1 Power-on reset

The power-on reset generator initializes the system at power-on.

The system is held in reset state until the supply has reached the minimum operating voltage and the internal voltage regulators have started.

A step increase in supply voltage of 300 mV or more, with rise time of 300 ms or less, within the valid supply range, may result in a system reset.

18.6.2 Pin reset

A pin reset is generated when the physical reset pin on the device is asserted.

Pin reset is configured via the *PSELRESET[0]* and *PSELRESET[1]* registers.

Note: Pin reset is not available on all pins.

18.6.3 Wakeup from System OFF mode reset

The device is reset when it wakes up from System OFF mode.

The DAP is not reset following a wake up from System OFF mode if the device is in debug interface mode. Refer to chapter *Debug and trace* on page 72 for more information.

18.6.4 Soft reset

A soft reset is generated when the SYSRESETREQ bit of the Application Interrupt and Reset Control Register (AIRCR register) in the ARM® core is set.

Refer to ARM documentation for more details.

A soft reset can also be generated via the RESET on page 73 register in the CTRL-AP.

18.6.5 Watchdog reset

A Watchdog reset is generated when the watchdog times out.

Refer to chapter WDT — Watchdog timer on page 410 for more information.

18.6.6 Brown-out reset

The brown-out reset generator puts the system in reset state if the supply voltage drops below the brownout reset (BOR) threshold.

Refer to section *Power fail comparator* on page 99 for more information.



18.7 Retained registers

A retained register is a register that will retain its value in System OFF mode and through a reset, depending on reset source. See individual peripheral chapters for information of which registers are retained for the various peripherals.

18.8 Reset behavior

Reset source	Reset target CPU	Peripherals	GPIO	Debug ^a	SWJ-DP	RAM	WDT	Retained registers	RESETREAS
CPU lockup ⁶	x	x	Х						
Soft reset	x	X	х						
Wakeup from System OFF mode reset	х	X		x ⁷ x ⁸					
Watchdog reset 9	x	x	x	x		x	x	x	
Pin reset	x	x	х	x		х	x	x	
Brownout reset	x	x	x	x	x	x	x	x	X
Power on reset	Х	Х	х	Х	х	Х	х	Х	Х

Note: The RAM is never reset, but depending on reset source, RAM content may be corrupted.

18.9 Registers

Table 23: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40000000	POWER	POWER	Power control	

Table 24: Register Overview

Register	Offset	Description	
TASKS_CONSTLAT	0x078	Enable constant latency mode	
TASKS_LOWPWR	0x07C	Enable low power mode (variable latency)	
EVENTS_POFWARN	0x108	Power failure warning	
EVENTS_SLEEPENTER	0x114	CPU entered WFI/WFE sleep	
EVENTS_SLEEPEXIT	0x118	CPU exited WFI/WFE sleep	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
RESETREAS	0x400	Reset reason	
RAMSTATUS	0x428	RAM status register	Deprecated
SYSTEMOFF	0x500	System OFF register	
POFCON	0x510	Power failure comparator configuration	
GPREGRET	0x51C	General purpose retention register	
GPREGRET2	0x520	General purpose retention register	
RAMON	0x524	RAM on/off register (this register is retained)	Deprecated
RAMONB	0x554	RAM on/off register (this register is retained)	Deprecated
DCDCEN	0x578	DC/DC enable register	
RAM[0].POWER	0x900	RAM0 power control register	

^a All debug components excluding SWJ-DP. See *Debug and trace* on page 72 chapter for more information about the different debug components in the system.

⁶ Reset from CPU lockup is disabled if the device is in debug interface mode. CPU lockup is not possible in System OFF.

⁷ The Debug components will not be reset if the device is in debug interface mode.

⁸ RAM is not reset on wakeup from OFF mode, but depending on settings in the RAM register parts, or the whole RAM, may not be retained after the device has entered System OFF mode.

⁹ Watchdog reset is not available in System OFF.



Register	Offset	Description
RAM[0].POWERSET	0x904	RAM0 power control set register
RAM[0].POWERCLR	0x908	RAM0 power control clear register
RAM[1].POWER	0x910	RAM1 power control register
RAM[1].POWERSET	0x914	RAM1 power control set register
RAM[1].POWERCLR	0x918	RAM1 power control clear register
RAM[2].POWER	0x920	RAM2 power control register
RAM[2].POWERSET	0x924	RAM2 power control set register
RAM[2].POWERCLR	0x928	RAM2 power control clear register
RAM[3].POWER	0x930	RAM3 power control register
RAM[3].POWERSET	0x934	RAM3 power control set register
RAM[3].POWERCLR	0x938	RAM3 power control clear register
RAM[4].POWER	0x940	RAM4 power control register
RAM[4].POWERSET	0x944	RAM4 power control set register
RAM[4].POWERCLR	0x948	RAM4 power control clear register
RAM[5].POWER	0x950	RAM5 power control register
RAM[5].POWERSET	0x954	RAM5 power control set register
RAM[5].POWERCLR	0x958	RAM5 power control clear register
RAM[6].POWER	0x960	RAM6 power control register
RAM[6].POWERSET	0x964	RAM6 power control set register
RAM[6].POWERCLR	0x968	RAM6 power control clear register
RAM[7].POWER	0x970	RAM7 power control register
RAM[7].POWERSET	0x974	RAM7 power control set register
RAM[7].POWERCLR	0x978	RAM7 power control clear register

18.9.1 INTENSET

Address offset: 0x304

Enable interrupt

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			СВА
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW POFWARN			Write '1' to Enable interrupt for POFWARN event
			See EVENTS_POFWARN
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW SLEEPENTER			Write '1' to Enable interrupt for SLEEPENTER event
			See EVENTS_SLEEPENTER
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW SLEEPEXIT			Write '1' to Enable interrupt for SLEEPEXIT event
			See EVENTS_SLEEPEXIT
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

18.9.2 INTENCLR

Address offset: 0x308 Disable interrupt



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		C B A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW POFWARN		Write '1' to Disable interrupt for POFWARN event
		See EVENTS_POFWARN
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
B RW SLEEPENTER		Write '1' to Disable interrupt for SLEEPENTER event
		See EVENTS_SLEEPENTER
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
C RW SLEEPEXIT		Write '1' to Disable interrupt for SLEEPEXIT event
		See EVENTS_SLEEPEXIT
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled

18.9.3 RESETREAS

Address offset: 0x400

Reset reason

Unless cleared, the RESETREAS register will be cumulative. A field is cleared by writing '1' to it. If none of the reset sources are flagged, this indicates that the chip was reset from the on-chip reset generator, which will indicate a power-on-reset or a brownout reset.

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW RESETPIN			Reset from pin-reset detected
		NotDetected	0	Not detected
		Detected	1	Detected
В	RW DOG			Reset from watchdog detected
		NotDetected	0	Not detected
		Detected	1	Detected
С	RW SREQ			Reset from soft reset detected
		NotDetected	0	Not detected
		Detected	1	Detected
D	RW LOCKUP			Reset from CPU lock-up detected
		NotDetected	0	Not detected
		Detected	1	Detected
Ε	RW OFF			Reset due to wake up from System OFF mode when wakeup is
				triggered from DETECT signal from GPIO
		NotDetected	0	Not detected
		Detected	1	Detected
F	RW LPCOMP			Reset due to wake up from System OFF mode when wakeup is
				triggered from ANADETECT signal from LPCOMP
		NotDetected	0	Not detected
		Detected	1	Detected
G	RW DIF			Reset due to wake up from System OFF mode when wakeup is
				triggered from entering into debug interface mode
		NotDetected	0	Not detected
		Detected	1	Detected



Bit	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5	4	3	2	1
Id				HG F E			D	С	В
Res	et 0x00000000		0 0 0 0 0 0 0	00000000000000000	0	0	0	0	0
Id	RW Field	Value Id	Value	Description					
Н	RW NFC			Reset due to wake up from System OFF mode by NFC field					
				detect					
		NotDetected	0	Not detected					
		Detected	1	Detected					

18.9.4 RAMSTATUS (Deprecated)

Address offset: 0x428 RAM status register

Since this register is deprecated the following substitutions have been made: RAM block 0 is equivalent to a block comprising RAM0.S0 and RAM1.S0, RAM block 1 is equivalent to a block comprising RAM2.S0 and RAM3.S0, RAM block 2 is equivalent to a block comprising RAM4.S0 and RAM5.S0 and RAM block 3 is equivalent to a block comprising RAM6.S0 and RAM7.S0. A RAM block field will indicate ON as long as any of the RAM sections associated with a block are on.

Bit	numbe	er		31	30 2	29	28 2	27 :	26 2	25 2	24 :	23 2	2 21	L 20	19	18	3 17	16	15	14	13 1	.2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id																														D C	В	Α
Res	et OxC	0000000		0	0	0	0	0	0 (0	0	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Va	lue						- 1	Desc	ript	ion																		
Α	R	RAMBLOCK0									-	RAM	blo	ck C) is	on d	or o	ff/p	ow	erin	g up)										
			Off	0							•	Off																				
			On	1							(On																				
В	R	RAMBLOCK1									- 1	RAM	blo	ck 1	. is	on d	or o	ff/p	ow	erin	g up)										
			Off	0							•	Off																				
			On	1							•	On																				
С	R	RAMBLOCK2									-	RAM	blo	ck 2	is	on d	or o	ff/p	ow	erin	g up)										
			Off	0							(Off																				
			On	1							(On																				
D	R	RAMBLOCK3										RAM	blo	ck 3	is	on d	or o	ff/p	ow	erin	g up)										
			Off	0								Off																				
			On	1							(On																				

18.9.5 SYSTEMOFF

Address offset: 0x500 System OFF register

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A W SYSTEMOFF			Enable System OFF mode
	Enter		Enable System OFF mode

18.9.6 POFCON

Address offset: 0x510

Power failure comparator configuration

Bit	number		31	30	29 :	28 2	27 2	6 2	25 2	4 2	3 2	2 2	1 2	0 1	9 1	8 17	7 16	5 15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	. 0
Id																													В	В	3 E	8 A
Res	et 0x00000000		0	0	0	0	0 () (0 0	0 (0 (0 0	0	0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
Id	RW Field	Value Id	Va	lue						D	esc	ript	tior	า																		
Α	RW POF						Ε	nal	ble o	or d	lisal	ble	рον	wer	fail	ure	cor	npa	rate	or												
		Disabled	0				D	isa	ble																							



Bit	number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				вввва
Re	et 0x00000000		0 0 0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Id	RW Field	Value Id	Value	Description
		Enabled	1	Enable
В	RW THRESHOLD			Power failure comparator threshold setting
		V17	4	Set threshold to 1.7 V
		V18	5	Set threshold to 1.8 V
		V19	6	Set threshold to 1.9 V
		V20	7	Set threshold to 2.0 V
		V21	8	Set threshold to 2.1 V
		V22	9	Set threshold to 2.2 V
		V23	10	Set threshold to 2.3 V
		V24	11	Set threshold to 2.4 V
		V25	12	Set threshold to 2.5 V
		V26	13	Set threshold to 2.6 V
		V27	14	Set threshold to 2.7 V
		V28	15	Set threshold to 2.8 V

18.9.7 GPREGRET

Address offset: 0x51C

General purpose retention register

Bit	number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A A A
Res	set 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value Description
	A RW GPREGRET		General purpose retention register

This register is a retained register

18.9.8 GPREGRET2

Address offset: 0x520

General purpose retention register

Bit	number		31	1 30	29	2	8 2	7 26	5 25	5 24	1 23	22	21	20	19	18	17	16	15	14 1	3 1	2 1:	l 10	9	8	7	6	5	4	3	2 1	1 0
Id																										Α	Α	Α	Α	Α /	Α Α	A A
Res	et 0x00000000		0	0	0	c	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 (0	0 0
Id	RW Field	Value Id	Va	alu	е						De	scri	ptic	on																		
	A RW GPREGRET										G	ene	ral p	our	pos	e re	ten	tio	n re	giste	er											

This register is a retained register

18.9.9 RAMON (Deprecated)

Address offset: 0x524

RAM on/off register (this register is retained)

Since this register is deprecated the following substitutions have been made: RAM block 0 is equivalent to a block comprising RAM0.S0 and RAM0.S1 and RAM block 1 is equivalent to a block comprising RAM1.S0 and RAM1.S1. For new designs it is recommended to use the POWER.RAM-0.POWER and its sibling registers instead.

Bit	number		31 30 29 28 2	⁷ 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
Id				D C	ВА
Res	et 0x00000003		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1
Id	RW Field	Value Id	Value	Description	
Α	RW ONRAM0			Keep RAM block 0 on or off in system ON Mode	
		RAM0Off	0	Off	



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		D C
Reset 0x00000003		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
	RAM0On	1 On
B RW ONRAM1		Keep RAM block 1 on or off in system ON Mode
	RAM1Off	0 Off
	RAM1On	1 On
C RW OFFRAMO		Keep retention on RAM block 0 when RAM block is switched off
	RAM0Off	0 Off
	RAM0On	1 On
D RW OFFRAM1		Keep retention on RAM block 1 when RAM block is switched off
	RAM10ff	0 Off
	RAM10n	1 On

18.9.10 RAMONB (Deprecated)

Address offset: 0x554

RAM on/off register (this register is retained)

Since this register is deprecated the following substitutions have been made: RAM block 2 is equivalent to a block comprising RAM2.S0 and RAM2.S1 and RAM block 3 is equivalent to a block comprising RAM3.S0 and RAM3.S1. For new designs it is recommended to use the POWER.RAM-0.POWER and its sibling registers instead.

Bit r	numbe	er		31	30 2	9 2	8 27	7 26	25	24	23 2	22 2	21 20	1	9 18	3 17	7 16	15	14	13	12 1	.1 1	0 9	8	7	6	5	4	3 2	1	0
Id																D) С													В	Α
Res	et 0x0	0000003		0	0 0) (0 0	0	0	0	0	0	0 0	C	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 0	1	1
Id	RW	Field	Value Id	Va	lue						Des	crip	otion																		
Α	RW	ONRAM2									Kee	рR	AM b	olo	ck 2	on	or o	off i	n sy	sten	10 r	١M	ode								
			RAM2Off	0							Off																				
			RAM2On	1							On																				
В	RW	ONRAM3									Kee	рR	AM b	olo	ck 3	on	or c	off i	n sy	sten	10 r	١M	ode								
			RAM3Off	0							Off																				
			RAM3On	1							On																				
С	RW	OFFRAM2									Kee	p re	etent	ior	n on	RA	M b	locl	< 2 v	vhe	n RA	M	loc	c is	wit	che	d of	ff			
			RAM2Off	0							Off																				
			RAM2On	1							On																				
D	RW	OFFRAM3									Kee	p re	etent	ior	n on	RA	M b	locl	< 3 v	vhe	n RA	M	oloc	c is	wit	che	d of	ff			
			RAM3Off	0							Off																				
			RAM3On	1							On																				

18.9.11 DCDCEN

Address offset: 0x578 DC/DC enable register

Bit	number		3	1 30	29	9 2	8 2	7 2	6 2	5 2	4 2	3 2	2 2	1 2	0 1	9 1	18 1	7 1	.6 1	.5 1	.4 1	3 1	2 1	1 10) 9	8	7	6	5	4	3	2	1 0
Id																																	Α
Res	et 0x00000000		0	0	0	0) () () (0 0) (0 (0 () (0 (0	0 () (0	0	0 () () (0 0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	٧	alu	е						D	eso	crip	tio	n																		
Α	RW DCDCEN										Е	nat	ole (or c	lisa	ble	DC,	/DC	со	nve	rte	r											
		Disabled	0								D	isa	ble																				
		Enabled	1								Е	nat	ole																				

18.9.12 RAM[0].POWER

Address offset: 0x900

RAM0 power control register



Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C B A
Reset 0x0000FFFF		0 0 0 0 0	0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1
Id RW Field	Value Id	Value	Description
A RW SOPOWER			Keep RAM section S0 ON or OFF in System ON mode.
			RAM sections are always retained when ON, but can also be
			retained when OFF dependent on the settings in SORETENTION.
			All RAM sections will be OFF in System OFF mode.
	Off	0	Off
	On	1	On
B RW S1POWER			Keep RAM section S1 ON or OFF in System ON mode.
			RAM sections are always retained when ON, but can also be
			retained when OFF dependent on the settings in S1RETENTION.
			All RAM sections will be OFF in System OFF mode.
	Off	0	Off
	On	1	On
C RW SORETENTION			Keep retention on RAM section S0 when RAM section is in OFF
	Off	0	Off
	On	1	On
D RW S1RETENTION			Keep retention on RAM section S1 when RAM section is in OFF
	Off	0	Off
	On	1	On

18.9.13 RAM[0].POWERSET

Address offset: 0x904

RAM0 power control set register

When read, this register will return the value of the POWER register.

Bit r	numbe	er		31	30 2	9 2	28 2	7 2	26 2	5 2	4 2	3 22	21	20	1	9 18	3 1	7 1	5 1	5 1	4 1	3 1	2 1	1 10	9	8	7	6	5	4	3 2	1	L 0
Id																	C) (Е	3 A
Res	et OxC	0000FFFF		0	0 ()	0 () (0 0) (0	0	0	0	C	0	C	0	1	L :	L 1	: ۱	1 :	l 1	. 1	1	1	1	1	1	1 1	. 1	l 1
Id	RW	Field	Value Id	Va	lue						D	escr	ipt	ion																			
Α	W	SOPOWER									K	еер	RA	M s	ec	tion	S0	of I	RAI	M0	on	or (off i	n Sy	ste	n O	Νn	nod	е				
			On	1							0	n																					
В	W	S1POWER									K	еер	RA	M s	ec	tion	S1	of I	RAI	M0	on	or (off i	n Sy	ste	n O	Νn	nod	е				
			On	1							0	n																					
С	W	SORETENTION									K	eep	ret	enti	ior	on	RA	Ms	ect	ioi	s0	wł	en	RAN	∕l se	ctic	n is						
											S١	witcl	hed	off	f																		
			On	1							0	n																					
D	W	S1RETENTION									K	еер	ret	enti	ior	on	RA	Ms	ect	ioi	S1	wł	en	RAN	∕l se	ctic	n is						
											SI	witcl	hed	off	f																		
			On	1							0	n																					
В	W	S1POWER SORETENTION	On	1							O K S S K S K S K	eep witcl	RAI reto hed	M so enti d off	ection f	tion n on	S1	of I	RAI	M0	on n SO	or (off i	n Sy RAN	rstei ∕I se	m O	N n	nod					

18.9.14 RAM[0].POWERCLR

Address offset: 0x908

RAM0 power control clear register

Bit	numbe	er		3:	1 30	29	28	27	26	25	24	23 2	22 2	21 2	20 1	19 1	8 1	7 1	6 1	5 1	4 1	.3 1	.2 1	1 1	0 9	8	7	6	5	4	3	2 :	1 0
Id																	[) (2													- 1	ВА
Res	et 0x0	000FFFF		0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () 1	L 1	ι :	1	1 :	l 1	l 1	1	1	1	1	1	1	1 :	1 1
Id	RW	Field	Value Id	٧	alue	9						Des	crip	otio	n																		
Α	W	SOPOWER							Kee	ep R	RAN	1 se	ctio	n S	0 of	f RA	М0	on	or (off	in S	Syst	em	ON	mo	de(Off	1					
				0	ff																												
В	W	S1POWER									-	Kee	p R	AM	sec	tion	s1	of	RAN	M0	on	or (off i	n Sy	/ste	m O	N n	node	9				



Bit	numbe	er		31	30	29	28	3 27	26	25	24	1 23	3 22	2 2	1 2	0 1	19 1	18	17	16	15	14	13	12	11 :	10 9	9 8	3 7	6	5	4	3	2	1	0
Id																			D	С														В	Α
Res	et 0x0	000FFFF		0	0	0	0	0	0	0	0	0	0) (0 ()	0	0	0	0	1	1	1	1	1	1 :	1 :	l 1	1	1	1	1	1	1	1
ld	RW	Field	Value Id	Va	lue							D	esc	rip	tio	ı																			
			Off	1								0	ff																						
С	W	SORETENTION										Ke	eep	re	ten	tio	n o	n R	AM	se	ctio	n S	0 w	her	R/	M s	ect	ion i	S						
												SV	vito	he	d o	ff																			
			Off	1								0	ff																						
D	W	S1RETENTION										Ke	eep	re	ten	tio	n oı	n R	AM	se	ctio	n S	1 w	her	RΑ	M s	ecti	on i	S						
												SV	vitc	he	d o	ff																			
			Off	1								0	ff																						

18.9.15 RAM[1].POWER

Address offset: 0x910

RAM1 power control register

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		D C B A
Reset 0x0000FFFF		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1
Id RW Field	Value Id	Value Description
A RW SOPOWER		Keep RAM section S0 ON or OFF in System ON mode.
		RAM sections are always retained when ON, but can also be
		retained when OFF dependent on the settings in SORETENTION.
		All RAM sections will be OFF in System OFF mode.
	Off	0 Off
	On	1 On
B RW S1POWER		Keep RAM section S1 ON or OFF in System ON mode.
		RAM sections are always retained when ON, but can also be
		retained when OFF dependent on the settings in S1RETENTION.
		All RAM sections will be OFF in System OFF mode.
	Off	0 Off
	On	1 On
C RW SORETENTION		Keep retention on RAM section SO when RAM section is in OFF
	Off	0 Off
	On	1 On
D RW S1RETENTION		Keep retention on RAM section S1 when RAM section is in OFF
	Off	0 Off
	On	1 On

18.9.16 RAM[1].POWERSET

Address offset: 0x914

RAM1 power control set register

Bit	numbe	er		31	30	29	28 2	27 2	26 2	5 2	4 23	3 22	2 21	20	19	18	17	16	15	14	13 1	12 1	1 10	9	8	7	6	5	4	3 2	2 :	1 0
Id																	D	С													E	ВА
Res	et 0x0	0000FFFF		0	0	0	0	0	0 0) (0 0	0	0	0	0	0	0	0	1	1	1	1 :	l 1	1	1	1	1	1	1	1 :	1 :	1 1
Id	RW	Field	Value Id	Va	llue						De	esci	ripti	ion																		
Α	W	SOPOWER									Ke	ер	RAI	VI se	ecti	on:	S0 c	f R	AM	Lor	or	off i	n Sy	ster	n O	N m	ode	9				
			On	1							Oı	n																				
В	W	S1POWER									Ke	ер	RAI	VI se	ecti	on :	S1 c	f R	AM	Lor	or	off i	n Sy	ster	n O	N m	ode	9				
			On	1							Oı	า																				
С	W	SORETENTION									Ke	ер	rete	enti	on	on l	RAN	/I se	ectio	n S) wl	nen	RAN	∕l se	ctio	n is						
											sv	vitc	hed	off																		
			On	1							Oı	n																				



Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0
Id				D C	ВА
Res	et 0x0000FFFF		0 0 0 0 0 0 0 0	000000011111111	1 1 1 1 1 1 1
Id	RW Field	Value Id	Value	Description	
D	W S1RETENTION			Keep retention on RAM section S1 when RAM section is	5
				switched off	
		On	1	On	

18.9.17 RAM[1].POWERCLR

Address offset: 0x918

RAM1 power control clear register

When read, this register will return the value of the POWER register.

Bit r	umbe	er		31	30 2	9 2	8 27	7 26	25 2	24 2	3 22	21	20	19	18	17	16	15	14 1	3 1	2 11	. 10	9	8	7	6	5 4	1 3	2	1 0
Id																D	С													ВА
Res	et OxO	000FFFF		0	0 (0 (0 0	0	0	0 (0 0	0	0	0	0	0	0	1	1	1 1	. 1	1	1	1	1	1	1 :	l 1	1	1 1
ld	RW	Field	Value Id	Va	lue					D	esci	iptio	on																	
Α	W	SOPOWER								K	еер	RAN	/l se	ectio	n S	о 0	f RA	۱M۵	l on	or c	ff ir	Sys	ter	10 n	N m	ode	:			
			Off	1						C	ff																			
В	W	S1POWER								K	еер	RAN	∕l se	ectio	n S	1 o	f RA	AM:	l on	or c	ff ir	Sys	ter	10 n	N m	ode	:			
			Off	1						C	off																			
С	W	SORETENTION								K	еер	rete	nti	on c	n R	AN	1 se	ctic	n SC	wh	en F	RAN	se	ctio	ı is					
										S	witc	hed	off																	
			Off	1						C)ff																			
D	W	S1RETENTION								K	еер	rete	nti	on c	n R	AN	1 se	ctic	n S1	wh	en F	RAN	se	ctio	ı is					
										S	witc	hed	off																	
			Off	1						C	off																			

18.9.18 RAM[2].POWER

Address offset: 0x920

RAM2 power control register

Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C B A
Reset 0x0000FFFF		0 0 0 0 0	0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 1 1 1 1
Id RW Field	Value Id	Value	Description
A RW SOPOWER			Keep RAM section SO ON or OFF in System ON mode.
			RAM sections are always retained when ON, but can also be
			retained when OFF dependent on the settings in SORETENTION.
			All RAM sections will be OFF in System OFF mode.
	Off	0	Off
	On	1	On
B RW S1POWER			Keep RAM section S1 ON or OFF in System ON mode.
			RAM sections are always retained when ON, but can also be
			retained when OFF dependent on the settings in S1RETENTION.
			All RAM sections will be OFF in System OFF mode.
	Off	0	Off
	On	1	On
C RW SORETENTION			Keep retention on RAM section SO when RAM section is in OFF
	Off	0	Off
	On	1	On
D RW S1RETENTION			Keep retention on RAM section S1 when RAM section is in OFF
	Off	0	Off
	On	1	On



18.9.19 RAM[2].POWERSET

Address offset: 0x924

RAM2 power control set register

When read, this register will return the value of the POWER register.

Bit r	numbe	er		31	30 2	9 2	28 27	7 26	5 25	5 24	23	22	21	20	19	18	17	' 16	5 1	5 1	4 1	3 1	2 1	1 1	0 9	9 8	3 7	6	5	5 4	3	2	1	0
Id																	D	С															В	Α
Res	et OxC	0000FFFF		0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	1	L 1	L 1	L 1	L 1	L 1	1	1	. 1	1	. 1	. 1	1	1	1	1
ld	RW	Field	Value Id	Va	lue						De	escr	iptio	on																				
Α	W	SOPOWER									Ke	ep l	RAN	∕l se	ectio	on	S0 (of F	RAN	VI2	on	or c	off i	n Sy	/ste	m (NC	no	de					
			On	1							Or	ı																						
В	W	S1POWER									Ke	ep I	RAN	/l se	ecti	on	S1 (of F	RAN	VI2	on	or c	off i	n Sy	/ste	m () NC	mo	de					
			On	1							Or	n																						
С	W	SORETENTION									Ke	ері	rete	nti	on o	on	RAI	M s	ect	tior	S0	wh	en	RAI	VI se	ecti	on i	s						
											SW	/itch	ned	off																				
			On	1							Or	ı																						
D	W	S1RETENTION									Ke	ері	rete	nti	on o	on	RAI	VI s	ect	ior	S1	wh	en	RAI	VI se	ecti	on i	S						
											sw	/itch	ned	off																				
			On	1							Or	1																						

18.9.20 RAM[2].POWERCLR

Address offset: 0x928

RAM2 power control clear register

When read, this register will return the value of the POWER register.

Bit r	numbe	er		31	30 29	9 28	3 27	26 2	25 2	4 23	3 22	21 :	20	19	18	17	16	15	14 1	.3 1	2 1	1 10) 9	8	7	6	5	4	3 2	2 1	1 0
Id																D	С													E	3 A
Res	et OxC	0000FFFF		0	0 0	0	0	0	0 (0	0	0	0	0	0	0	0	1	1	1 :	1 1	1	. 1	1	1	1	1	1	1 1	L 1	l 1
Id	RW	Field	Value Id	Val	ue					D	escri	iptio	n																		
Α	W	SOPOWER								Ke	eep I	RAM	se	ctio	n S	0 о	f RA	AM2	on 2	or (off i	n Sy	ste	m O	Νn	nod	е				
			Off	1						0	ff																				
В	W	S1POWER								Ke	eep I	RAM	se	ctio	n S	1 o	f RA	AM2	on 2	or (off i	n Sy	ste	m O	Νn	nod	е				
			Off	1						0	ff																				
С	W	SORETENTION								Κe	eepı	reter	ntic	on o	n R	ΑN	l se	ctio	n SC) wh	en	RAN	√l se	ctic	n is						
										SV	vitch	ned o	off																		
			Off	1						0	ff																				
D	W	S1RETENTION								Ke	eepı	reter	ntic	on o	n R	AN	l se	ctio	n S1	wh	en	RAN	√l se	ctic	n is						
										SV	vitch	ned o	off																		
			Off	1						0	ff																				

18.9.21 RAM[3].POWER

Address offset: 0x930

RAM3 power control register

Bit number		31 30 29 28 27 26	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C
Reset 0x0000FF	F	0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1$
Id RW Field	Value Id	Value	Description
A RW SOPO	ER		Keep RAM section SO ON or OFF in System ON mode.
			RAM sections are always retained when ON, but can also be
			retained when OFF dependent on the settings in SORETENTION.
			All RAM sections will be OFF in System OFF mode.
	Off	0	Off
	On	1	On
B RW S1PO	ER		Keep RAM section S1 ON or OFF in System ON mode.



Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Id			D C	ВА
Reset 0x0000FFFF		0 000000	00000000011111111111	1 1 1 1
Id RW Field	Value Id	Value	Description	
			RAM sections are always retained when ON, but can also be	
			retained when OFF dependent on the settings in S1RETENTION.	
			All RAM sections will be OFF in System OFF mode.	
	Off	0	Off	
	On	1	On	
C RW SORETENTION			Keep retention on RAM section S0 when RAM section is in OFF	
	Off	0	Off	
	On	1	On	
D RW S1RETENTION			Keep retention on RAM section S1 when RAM section is in OFF	
	Off	0	Off	
	On	1	On	

18.9.22 RAM[3].POWERSET

Address offset: 0x934

RAM3 power control set register

When read, this register will return the value of the POWER register.

D.:	-			24	20	20	20	27	20.2		4 22		24	20	40	40	47	4.0	4.5	4.4	4.5	42	4.4	40	_	0	-	_	_		2 2		
Biti	numbe	er		31	30	29	28	27.	26 2	25 2	4 2:	3 22	21	20	19	18	1/	16	15	14	13	12	11	10	9	8	/	6	5	4	3 2	1	L O
Id																	D	С														Е	3 A
Res	et OxC	000FFFF		0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	l 1
Id	RW	Field	Value Id	Va	lue						D	escr	iptio	on																			
Α	W	SOPOWER									Ke	ер	RAN	∕l se	ctio	on S	50 c	f R	ΑM	3 о	n o	r of	f in	Sys	ten	10 r	N m	ode	<u>;</u>				
			On	1							0	n																					
В	W	S1POWER									Ke	ер	RAN	∕l se	ctio	on S	S1 c	f R	ΑM	З о	n o	r of	f in	Sys	tem	10 r	N m	ode	2				
			On	1							0	n																					
С	W	SORETENTION									Ke	ер	rete	ntio	on d	on F	RAN	/I se	ecti	on !	S0 ۷	whe	n R	ΑM	sec	tio	ı is						
											SV	vitch	ned	off																			
			On	1							0	n																					
D	W	S1RETENTION									Ke	ер	rete	ntic	on c	on F	RAN	∕l s∈	ecti	on S	S1 ۷	whe	n R	ΑM	sec	tion	ı is						
											sv	vitch	ned	off																			
			On	1							0	n																					

18.9.23 RAM[3].POWERCLR

Address offset: 0x938

RAM3 power control clear register

Bit r	umbe	er		31	30 2	29 2	28 2	7 2	6 25	5 24	1 23	22	21 2	0 :	19 :	18	17	16	15	14 1	L3 1	2 1	1 1	0 9	9 8	7	6	5	4	3 2	2 :	1 0
Id																	D	С													E	ВА
Res	et OxO	000FFFF		0	0	0	0 (0	0	0	0	0	0 (0	0	0	0	0	1	1	1	1	1 :	L 1	. 1	. 1	1	1	1	1 :	1 :	1 1
ld	RW	Field	Value Id	Va	lue						De	scri	ptio	n																		
Α	W	SOPOWER									Ke	ер Ғ	RAM	se	ctio	n S	0 о	f RA	AM:	on	or	off	n S	yste	m) NC	nod	e				
			Off	1							Off	f																				
В	W	S1POWER									Ke	ер Ғ	RAM	se	ctio	n S	1 o	f RA	M3	on	or	off	n S	yste	m) NC	nod	e				
			Off	1							Off	f																				
С	W	SORETENTION									Ke	ep r	eten	tio	n o	n R	ΑN	1 se	ctio	n SC) wl	nen	RA	M se	ecti	on i	S					
											SW	itch	ed o	ff																		
			Off	1							Off	f																				
D	W	S1RETENTION									Ke	ep r	eten	tio	n o	n R	ΑN	1 se	ctio	n S1	L w	nen	RA	M se	ecti	on i	S					
											SW	itch	ed o	ff																		
			Off	1							Off	f																				



18.9.24 RAM[4].POWER

Address offset: 0x940

RAM4 power control register

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C B A
Reset 0x0000FFFF		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ld RW Field	Value Id	Value	Description
A RW SOPOWER			Keep RAM section S0 ON or OFF in System ON mode.
			RAM sections are always retained when ON, but can also be
			retained when OFF dependent on the settings in SORETENTION.
			All RAM sections will be OFF in System OFF mode.
	Off	0	Off
	On	1	On
B RW S1POWER			Keep RAM section S1 ON or OFF in System ON mode.
			RAM sections are always retained when ON, but can also be
			retained when OFF dependent on the settings in S1RETENTION.
			All RAM sections will be OFF in System OFF mode.
	Off	0	Off
	On	1	On
C RW SORETENTION			Keep retention on RAM section S0 when RAM section is in OFF
	Off	0	Off
	On	1	On
D RW S1RETENTION			Keep retention on RAM section S1 when RAM section is in OFF
	Off	0	Off
	On	1	On

18.9.25 RAM[4].POWERSET

Address offset: 0x944

RAM4 power control set register

When read, this register will return the value of the POWER register.

Bit r	umbe	er		31	30 2	29 :	28 2	7 2	26 2	5 24	4 2	3 22	2 2	1 20) 1	9 1	8 1	7 1	.6 1	.5 1	4 1	3 12	2 11	. 10	9	8	7	6	5	4	3 2	1	0
Id																	-	D (С													В	Α
Res	et 0x0	000FFFF		0	0	0	0 (0 (0 (0) (0 0	C	0	(0 0	0 (0 (0	1	1 1	1	1	1	1	1	1	1	1	1 :	l 1	1	1
ld	RW	Field	Value Id	Va	lue						D	esci	ript	tion																			
Α	W	SOPOWER									K	еер	RΑ	AM s	ec	tion	ı SC	of	RA	M4	on	or o	ff in	Sys	ter	n O	N m	ode	9				
			On	1							С)n																					
В	W	S1POWER									K	еер	RΑ	AM s	ec	tion	1 S1	L of	RA	M4	on	or o	ff ir	Sys	ter	n O	N m	ode	2				
			On	1							С)n																					
С	W	SORETENTION									K	еер	ret	tent	ior	n on	n RA	AΜ	sec	tio	1 S0	wh	en F	RAN	se	ctio	n is						
											S	witc	he	d of	f																		
			On	1							С)n																					
D	W	S1RETENTION									K	еер	ret	tent	ior	n on	n RA	AΜ	sec	tio	1 S1	wh	en F	RAN	se	ctio	n is						
											S	witc	he	d of	f																		
			On	1							C)n																					

18.9.26 RAM[4].POWERCLR

Address offset: 0x948

RAM4 power control clear register



Bit r	numbe	er		31	30	29 :	28 2	7 2	6 25	5 24	23	22	21 2	20	19 :	18	17	16	15	14 1	3 1	2 11	10	9	8	7	6	5	4	3 2	1	0
Id																	D	С													В	Α
Res	et OxC	0000FFFF		0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	1	1	1 1	. 1	1	1	1	1	1	1	1	l 1	1	1
Id	RW	Field	Value Id	Va	lue						De	escri	ptio	n																		
Α	W	SOPOWER									Ke	ep F	RAM	se	ctio	n S	0 o	f RA	M	l on	or c	ff in	Sys	ten	10 n	l m	ode	:				
			Off	1							Of	f																				
В	W	S1POWER									Ke	ep F	RAM	se	ctio	n S	1 o	f RA	M	l on	or c	ff in	Sys	tem	10N	l m	ode	:				
			Off	1							Of	f																				
С	W	SORETENTION									Ke	ep r	eter	ntio	n o	n R	AM	se	ctio	n SC	wh	en F	AM	sec	tion	is						
											SW	/itch	ed c	off																		
			Off	1							Of	f																				
D	W	S1RETENTION									Ke	ep r	eter	ntio	n o	n R	AM	sec	ctio	n S1	wh	en F	AM	sec	tion	is						
											sw	/itch	ed c	off																		
			Off	1							Of	f																				

18.9.27 RAM[5].POWER

Address offset: 0x950

RAM5 power control register

	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				D C B A
Res	et 0x0000FFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ld	RW Field	Value Id	Value	Description
Α	RW SOPOWER			Keep RAM section SO ON or OFF in System ON mode.
				RAM sections are always retained when ON, but can also be
				retained when OFF dependent on the settings in SORETENTION.
				All RAM sections will be OFF in System OFF mode.
		Off	0	Off
		On	1	On
В	RW S1POWER			Keep RAM section S1 ON or OFF in System ON mode.
				RAM sections are always retained when ON, but can also be
				retained when OFF dependent on the settings in S1RETENTION.
				All RAM sections will be OFF in System OFF mode.
		Off	0	Off
		On	1	On
С	RW SORETENTION			Keep retention on RAM section S0 when RAM section is in OFF
		Off	0	Off
		On	1	On
D	RW S1RETENTION			Keep retention on RAM section S1 when RAM section is in OFF
		Off	0	Off
		On	1	On

18.9.28 RAM[5].POWERSET

Address offset: 0x954

RAM5 power control set register

Bit	number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C
Res	et 0x0000FFFF	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field Value Id	Value	Description
Α	W SOPOWER		Keep RAM section S0 of RAM5 on or off in System ON mode
	On	1	On
В	W S1POWER		Keep RAM section S1 of RAM5 on or off in System ON mode
	On	1	On



Bit	numbe	er		31	1 30	29	28	27	26	25	24 2	23 2	22 2	21 2	0	19	18	17	16	15	14	13	12	11	10	9	8 7	7 (5 5	5 4	1 3	2	1	0
Id																		D	С														В	Α
Res	et OxC	000FFFF		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1 1	L :	1 1	. 1	1	1	1	1
Id	RW	Field	Value Id	Va	alue							Des	crip	otio	n																			
С	W	SORETENTION												eter ed o		on o	on f	RAN	√l se	ectio	on S	0 v	her	n RA	AM s	ect	tion	is						
			On	1							(On																						
D	W	S1RETENTION									k	(ee	p re	eter	tio	on c	on F	RAN	∕l se	ectio	on S	1 w	her	R/	M s	ect	ion	is						
											S	wit	che	ed o	ff																			
			On	1							(On																						

18.9.29 RAM[5].POWERCLR

Address offset: 0x958

RAM5 power control clear register

When read, this register will return the value of the POWER register.

Bit	numbe	er		31	30 2	29 :	28 2	27 2	6 2	5 24	4 23	3 22	21	20	19	18	17	16	15	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2	1 0
Id																	D	С														- 1	ВА
Res	et 0x0	000FFFF		0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 :	1 1
Id	RW	Field	Value Id	Va	lue						De	escr	ipti	on																			
Α	W	SOPOWER									Ke	ер	RAN	∕l se	ctic	on S	50 c	of R	ΑN	15 d	n c	r of	f in	Sys	ten	n Ol	N m	ode	e				
			Off	1							Of	ff																					
В	W	S1POWER									Ke	еер	RAN	/I se	ectio	on S	S1 (of R	ΑN	15 d	n c	r of	f in	Sys	ten	n Ol	N m	ode	е				
			Off	1							Of	ff																					
С	W	SORETENTION									Ke	ер	rete	nti	on c	on F	RAN	Λse	ecti	ion	S0 ۱	whe	n R	AM	se	ctio	n is						
											SW	vitcl	ned	off																			
			Off	1							Of	ff																					
D	W	S1RETENTION									Ke	еер	rete	nti	on c	on F	RAN	∕l se	ecti	ion	S1 ۱	whe	n R	AM	se	ctio	n is						
											SW	vitcl	ned	off																			
			Off	1							Of	ff																					

18.9.30 RAM[6].POWER

Address offset: 0x960

RAM6 power control register

Bit number		31	30	29 :	28 2	27 26	5 25	24	23 2	22 2	1 2	0 1	9 1	8 1	7 1	6 1	.5 1	.4 1	3 1	2 1:	1 10	9	8	7	6	5 .	4 3	2	1	0
Id														[) (2													В	Α
Reset 0x0000FFFF		0	0	0	0	0 0	0	0	0	0	0 () (0 0) (0) :	1	1 :	1 1	. 1	1	1	1	1	1	1	1 1	1	1	1
Id RW Field	Value Id	Val	ue						Des	crip	tior	n																		
A RW SOPOWER									Kee	p R	AM:	sec	tion	SO	ON	or	OF	F ir	Sys	ter	10 n	N m	ode							
									RAN	VI se	ctio	ns	are	alv	ays	re	tai	ned	wh	en (ON,	but	can	als	o b	e				
									reta	ine	d wl	her	OF	Fd	epe	nd	ent	on	the	set	ting	s in	SOR	ETE	NTI	ON.				
									All R	RAN	1 sec	ctic	ns v	will	be (OF	F in	Sy	ten	n Ol	Fm	ode	2.							
	Off	0							Off																					
	On	1							On																					
B RW S1POWER									Kee	p R	AM:	sec	tion	S1	ON	or	OF	F ir	Sys	ter	10 n	N m	ode							
									RAN	VI se	ctio	ns	are	alv	ays	re	tai	ned	wh	en (ON,	but	can	als	o b	е				
									reta	ine	d wl	her	OF	Fd	ере	nd	ent	on	the	set	ting	s in	S1R	ETE	NTI	ON.				
									All R	RAN	1 sec	ctic	ns v	will	be (OF	Fin	Sy	ten	n Ol	Fm	ode	2.							
	Off	0							Off																					
	On	1							On																					
C RW SORETENTION									Kee	p re	ten	tio	n on	R/	Ms	sec	tio	n SC	wh	en l	RAN	1 se	ctio	n is	in C)FF				
	Off	0							Off																					
	On	1							On																					
D RW S1RETENTION									Kee	p re	ten	tio	n on	R/	Ms	sec	tio	า S1	. wh	en l	RAN	1 se	ctio	n is	in C	OFF				
	Off	0							Off																					



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C B A
Reset 0x0000FFFF		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
Id RW Field	Value Id	Value	Description
	On	1	On

18.9.31 RAM[6].POWERSET

Address offset: 0x964

RAM6 power control set register

When read, this register will return the value of the POWER register.

	umbe	er		31	30 2	9 2	8 27	7 26	25	24 2	23 2	22 2	21 2	0 1	19 1				15 :	L4 1	.3 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id																	D	С													В	Α
Res	et 0x0	000FFFF		0	0 0) (0 0	0	0	0	0 (0	0 (0	0	0	0	0	1	1	1 1	1 1	1	. 1	1	1	1	1	1	1 1	1	1
ld	RW	Field	Value Id	Val	ue						Desc	crip	otio	n																		
Α	W	SOPOWER								k	(eep	pR.	AM	sec	tio	n S(0 of	f R/	MA	on	or c	off i	n Sy	ste	m O	Νm	node	е				
			On	1						(On																					
В	W	S1POWER								k	Keep	p R	AM	sec	ctio	n Si	1 o	f RA	AM6	on	or c	off i	n Sy	ste	m O	Νm	node	е				
			On	1						C	On																					
С	W	SORETENTION								k	(eep	p re	eten	tio	n oı	n R	ΑM	se	ctio	n SC	wh	en	RAN	∕l se	ctic	n is						
										S	wit	che	ed o	ff																		
			On	1						(On																					
D	W	S1RETENTION								k	Keep	p re	eten	tio	n oı	n R	ΑM	se	ctio	n S1	. wh	en	RAN	∕l se	ctic	n is						
										S	wite	che	ed o	ff																		
			On	1						C	On																					

18.9.32 RAM[6].POWERCLR

Address offset: 0x968

RAM6 power control clear register

When read, this register will return the value of the POWER register.

Bit r	umb	er		31	30 2	9 2	28 2	7 26	5 25	24	23 :	22 2	21 2	0 1	19 1	.8 1	L7 1	16 1	15 1	4 1	3 12	11	10	9	8	7	6	5	4	3 2	1	0
Id																	D	С													В	Α
Res	et OxC	000FFFF		0	0 (0	0 0	0	0	0	0	0	0 (0	0 (0	0	0	1	1 1	. 1	1	1	1	1	1	1	1	1	1 1	1	1
Id	RW	Field	Value Id	Val	lue						Des	scrip	otio	n																		
Α	W	SOPOWER									Kee	ep R	AM	sec	ction	n SC	of	RA	М6	on	or o	ff in	Sys	ten	10 n	l m	ode					
			Off	1							Off																					
В	W	S1POWER									Kee	ep R	AM	sec	ction	n S1	1 of	RA	M6	on	or o	ff in	Sys	ten	10	l m	ode					
			Off	1							Off																					
С	W	SORETENTION									Kee	ep re	eten	tio	n or	n R	٩M	sec	tio	s0	whe	en R	AM	sec	tior	is						
											swi	itche	ed o	ff																		
			Off	1							Off																					
D	W	S1RETENTION									Kee	ep re	eten	tio	n or	n R	٩M	sec	tio	S1	whe	en R	AM	sec	tior	is						
											swit	itche	ed o	ff																		
			Off	1							Off																					

18.9.33 RAM[7].POWER

Address offset: 0x970

RAM7 power control register

Bit number	31 30 2	9 28 27 26 25 24 23 22 23	1 20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1	0
Id			D C	В	Α
Reset 0x0000FFFF	0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1	1
ld RW Field Val	ue Id Value	Descript	tion		

RW SOPOWER Keep RAM section SO ON or OFF in System ON mode.



Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				D C B A
Res	set 0x0000FFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field	Value Id	Value	Description
				RAM sections are always retained when ON, but can also be
				retained when OFF dependent on the settings in SORETENTION.
				All RAM sections will be OFF in System OFF mode.
		Off	0	Off
		On	1	On
В	RW S1POWER			Keep RAM section S1 ON or OFF in System ON mode.
				RAM sections are always retained when ON, but can also be
				retained when OFF dependent on the settings in S1RETENTION.
				All RAM sections will be OFF in System OFF mode.
		Off	0	Off
		On	1	On
С	RW SORETENTION			Keep retention on RAM section SO when RAM section is in OFF
		Off	0	Off
		On	1	On
D	RW S1RETENTION			Keep retention on RAM section S1 when RAM section is in OFF
		Off	0	Off
		On	1	On

18.9.34 RAM[7].POWERSET

Address offset: 0x974

RAM7 power control set register

When read, this register will return the value of the POWER register.

Bit	umbe	er		31	30 2	9 2	8 27	26	25 2	24 2	23 22	2 2:	1 20	19	9 18	17	' 16	15	14	13	12	11	10	9	8	7 6	5	4	3	2	1 0	
Id																D	С														ВА	
Res	et OxO	000FFFF		0	0 0) (0	0	0	0 (0 0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1 1	. 1	1	1	1	1 1	
Id	RW	Field	Value Id	Val	lue					C	Desci	ript	tion																			
Α	W	SOPOWER								K	Сеер	RA	M s	ect	tion	SO	of R	ΑM	7 o	n oı	off	in S	Syst	em	ON	mo	de					
			On	1						C	On																					
В	W	S1POWER								K	Сеер	RA	M s	ect	tion	S1	of R	AM	7 o	n oı	off	in S	Syst	em	ON	mo	de					
			On	1						C	On																					
С	W	SORETENTION								K	Сеер	ret	tenti	ion	on	RAI	VI se	ecti	on S	0 w	her	R/	M s	ect	tion	is						
										S	witc	hed	d off	f																		
			On	1						C	On																					
D	W	S1RETENTION								K	Сеер	ret	tenti	ion	on	RAI	VI se	ecti	on S	51 w	her	R/	M s	ect	tion	is						
										S	witc	hed	d off	f																		
			On	1						C	On																					
			On	1																												

18.9.35 RAM[7].POWERCLR

Address offset: 0x978

RAM7 power control clear register

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C B A
Reset 0x0000FFFF		0 0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 &$
Id RW Field	Value Id	Value	Description
A W SOPOWER			Keep RAM section S0 of RAM7 on or off in System ON mode
	Off	1	Off
B W S1POWER			Keep RAM section S1 of RAM7 on or off in System ON mode
	Off	1	Off



Bit	numbe	er		31	1 30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																		D	С															В	Α
Res	et 0x0	000FFFF		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Va	alue							De	scri	ptic	on																				
С	W	SORETENTION										Kee	ep r	ete	nti	on	on	RAN	√l se	ecti	on:	S0 v	whe	n R	ΑM	se	ctio	n is							
												sw	itch	ed o	off																				
			Off	1								Off																							
D	W	S1RETENTION										Kee	ep r	ete	nti	on	on	RAN	∕l se	ecti	on:	\$1 v	vhe	n R	ΑM	sec	ctio	n is							
												sw	itch	ed (off																				
			Off	1								Off																							

18.10 Electrical specification

18.10.1 Current consumption, sleep

Symbol	Description	Min.	Тур.	Max.	Units
I _{OFF}	System OFF current, no RAM retention		0.3		μΑ
I _{ON}	System ON base current, no RAM retention		1.2		μΑ
I _{RAM}	Additional RAM retention current per 4 KB RAM section		20		nA

18.10.2 Device startup times

Symbol	Description	Min.	Тур.	Max.	Units
t _{POR}	Time in Power on Reset after VDD reaches 1.7 V for all supply				
	voltages and temperatures. Dependent on supply rise time. 10				
t _{POR,10us}	VDD rise time 10us		1		ms
t _{POR,10ms}	VDD rise time 10ms		9		ms
t _{POR,60ms}	VDD rise time 60ms		23		ms
t _{PINR}	If a GPIO pin is configured as reset, the maximum time taken				
	to pull up the pin and release reset after power on reset.				
	Dependent on the pin capacitive load (C) 11 : t=5RC, R = 13kOhm				
t _{PINR,500nF}	C = 500nF			32.5	ms
t _{PINR,10uF}	C = 10uF			650	ms
t _{R2ON}	Time from reset to ON (CPU execute)				
t _{R2ON,NOTCONF}	If reset pin not configured	tPOR			ms
t _{R2ON,CONF}	If reset pin configured	tPOR +			ms
		tPINR			
t _{OFF2ON}	Time from OFF to CPU execute		16.5		μs
t _{IDLE2CPU}	Time from IDLE to CPU execute		3.0		μs
t _{EVTSET,CL1}	Time from HW event to PPI event in Constant Latency System		0.0625		μs
	ON mode				
t _{EVTSET,CLO}	Time from HW event to PPI event in Low Power System ON		0.0625		μs
	mode				

18.10.3 Power fail comparator

Symbol	Description	Min.	Тур.	Max.	Units
I _{POF}	Current consumption when enabled ¹²		<4		μΑ
V_{POF}	Nominal power level warning thresholds (falling supply voltage).	1.7		2.8	V
	Levels are configurable between Min. and Max. in 100mV				
	increments.				
V_{POFTOL}	Threshold voltage tolerance		±1	±5	%

¹⁰ A step increase in supply voltage of 300 mV or more, with rise time of 300 ms or less, within the valid supply range, may result in a system reset.

¹¹ To decrease maximum time a device could hold in reset, a strong external pullup resistor can be used.

¹² To save power, POF will not operate nor consume in System OFF, or while HFCLK is not running, even if left enabled by software



Symbol	Description	Min.	Тур.	Max.	Units
V _{POFHYST}	Threshold voltage hysteresis		50		mV
$V_{BOR,OFF}$	Brown out reset voltage range SYSTEM OFF mode	1.2		1.7	V
V _{BOR,ON}	Brown out reset voltage range SYSTEM ON mode	1.5		1.7	V



19 CLOCK — Clock control

The clock control system can source the system clocks from a range of internal or external high and low frequency oscillators and distribute them to modules based upon a module's individual requirements. Clock distribution is automated and grouped independently by module to limit current consumption in unused branches of the clock tree.

Listed here are the main features for CLOCK:

- 64 MHz on-chip oscillator
- 64 MHz crystal oscillator, using external 32 MHz crystal
- 32.768 kHz +/-250 ppm RC oscillator
- 32.768 kHz crystal oscillator, using external 32.768 kHz crystal
- · 32.768 kHz oscillator synthesized from 64 MHz oscillator
- · Firmware (FW) override control of oscillator activity for low latency start up
- · Automatic oscillator and clock control, and distribution for ultra-low power




Figure 17: Clock control

19.1 HFCLK clock controller

The HFCLK clock controller provides the following clocks to the system.

- HCLK64M: 64 MHz CPU clock
- PCLK1M: 1 MHz peripheral clock
- PCLK16M: 16 MHz peripheral clock
- PCLK32M: 32 MHz peripheral clock

The HFCLK controller supports the following high frequency clock (HFCLK) sources:

- · 64 MHz internal oscillator (HFINT)
- 64 MHz crystal oscillator (HFXO)

For illustration, see Figure 17: Clock control on page 101.



When the system requests one or more clocks from the HFCLK controller, the HFCLK controller will automatically provide them. If the system does not request any clocks provided by the HFCLK controller, the controller will enter a power saving mode.

These clocks are only available when the system is in ON mode. When the system enters ON mode, the internal oscillator (HFINT) clock source will automatically start to be able to provide the required HFCLK clock(s) for the system.

The HFINT will be used when HFCLK is requested and HFXO has not been started. The HFXO is started by triggering the HFCLKSTART task and stopped using the HFCLKSTOP task. A HFCLKSTARTED event will be generated when the HFXO has started and its frequency is stable.

The HFXO must be running to use the RADIO, NFC module or the calibration mechanism associated with the 32.768 kHz RC oscillator.

19.1.1 64 MHz crystal oscillator (HFXO)

The 64 MHz crystal oscillator (HFXO) is controlled by a 32 MHz external crystal

The crystal oscillator is designed for use with an AT-cut quartz crystal in parallel resonant mode. To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet.

Figure 18: Circuit diagram of the 64 MHz crystal oscillator on page 102 shows how the 32 MHz crystal is connected to the 64 MHz crystal oscillator.




Figure 18: Circuit diagram of the 64 MHz crystal oscillator

The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$CL = \frac{\left(C1' \cdot C2'\right)}{\left(C1' + C2'\right)}$$

$$C1' = C1 + C_{pcb1} + C_{pin}$$

 $C2' = C2 + C_{pcb2} + C_{pin}$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. For more information, see *Reference circuitry* on page 546. C_{pcb1} and C_{pcb2} are stray capacitances on the PCB. C_{pin} is the pin input capacitance on the xc1 and xc2 pins. See table 64 MHz crystal oscillator (HFXO) on page 109. The load capacitors C1 and C2 should have the same value.

For reliable operation, the crystal load capacitance, shunt capacitance, equivalent series resistance, and drive level must comply with the specifications in table 64 MHz crystal oscillator (HFXO) on page 109. It is recommended to use a crystal with lower than maximum load capacitance and/or shunt capacitance. A low load capacitance will reduce both start up time and current consumption.



19.2 LFCLK clock controller

The system supports several low frequency clock sources.

As illustrated in *Figure 17: Clock control* on page 101, the system supports the following low frequency clock sources:

- 32.768 kHz RC oscillator (LFRC)
- 32.768 kHz crystal oscillator (LFXO)
- 32.768 kHz synthesized from HFCLK (LFSYNT)

The LFCLK clock is started by first selecting the preferred clock source in register *LFCLKSRC* on page 108 and then triggering the LFCLKSTART task. If the LFXO is selected as the clock source, the LFCLK will initially start running from the 32.768 kHz LFRC while the LFXO is starting up and automatically switch to using the LFXO once this oscillator is running. The LFCLKSTARTED event will be generated when the LFXO has been started.

The LFCLK clock is stopped by triggering the LFCLKSTOP task.

It is not allowed to write to register LFCLKSRC on page 108 when the LFCLK is running.

A LFCLKSTOP task will stop the LFCLK oscillator. However, the LFCLKSTOP task can only be triggered after the STATE field in register *LFCLKSTAT* on page 107 indicates a 'LFCLK running' state.

The LFCLK clock controller and all of the LFCLK clock sources are always switched off when in OFF mode.

19.2.1 32.768 kHz RC oscillator (LFRC)

The default source of the low frequency clock (LFCLK) is the 32.768 kHz RC oscillator (LFRC).

The LFRC frequency will be affected by variation in temperature. The LFRC oscillator can be calibrated to improve accuracy by using the HFXO as a reference oscillator during calibration. See Table 32.768 kHz RC oscillator (LFRC) on page 109 for details on the default and calibrated accuracy of the LFRC oscillator. The LFRC oscillator does not require additional external components.

19.2.2 Calibrating the 32.768 kHz RC oscillator

After the 32.768 kHz RC oscillator is started and running, it can be calibrated by triggering the CAL task. In this case, the HFCLK will be temporarily switched on and used as a reference.

A DONE event will be generated when calibration has finished. The calibration mechanism will only work as long as HFCLK is generated from the HFCLK crystal oscillator, it is therefore necessary to explicitly start this crystal oscillator before calibration can be started, see HFCLKSTART task.

19.2.3 Calibration timer

The calibration timer can be used to time the calibration interval of the 32.768 kHz RC oscillator.

The calibration timer is started by triggering the CTSTART task and stopped by triggering the CTSTOP task. The calibration timer will always start counting down from the value specified in CTIV and generate a CTTO timeout event when it reaches 0. The Calibration timer will stop by itself when it reaches 0.




Figure 19: Calibration timer

Due to limitations in the calibration timer, only one task related to calibration, that is, CAL, CTSTART and CTSTOP, can be triggered for every period of LFCLK.



19.2.4 32.768 kHz crystal oscillator (LFXO)

For higher LFCLK accuracy (when better than +/- 250 ppm accuracy is required), the low frequency crystal oscillator (LFXO) must be used.

The following external clock sources are supported:

- Low swing clock signal applied to the XL1 pin. The XL2 pin shall then be grounded.
- Rail-to-rail clock signal applied to the XL1 pin. The XL2 pin shall then be grounded or left unconnected.

The *LFCLKSRC* on page 108 register controls the clock source, and its allowed swing. The truth table for various situations is as follows:

Table 25: LFCLKSRC configuration depending on clock source

SRC	EXTERNAL	BYPASS	Comment
0	0	0	Normal operation, RC is source
0	0	1	DO NOT USE
0	1	X	DO NOT USE
1	0	0	Normal XTAL operation
1	1	0	Apply external low swing signal to XL1, ground XL2
1	1	1	Apply external full swing signal to XL1, leave XL2 grounded or unconnected
1	0	1	DO NOT USE
2	0	0	Normal operation, synth is source
2	0	1	DO NOT USE
2	1	Χ	DO NOT USE

To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet. *Figure 20: Circuit diagram of the 32.768 kHz crystal oscillator* on page 104 shows the LFXO circuitry.




Figure 20: Circuit diagram of the 32.768 kHz crystal oscillator

The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$CL = \frac{\left(C1' \cdot C2'\right)}{\left(C1' + C2'\right)}$$

$$C1' = C1 + C_{pcb1} + C_{pin}$$

 $C2' = C2 + C_{pcb2} + C_{pin}$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. C_{pcb1} and C_{pcb2} are stray capacitances on the PCB. C_{pin} is the pin input capacitance on the XC1 and XC2 pins (see 32.768 kHz crystal oscillator (LFXO) on page 109). The load capacitors C1 and C2 should have the same value.

For more information, see Reference circuitry on page 546.



19.2.5 32.768 kHz synthesized from HFCLK (LFSYNT)

LFCLK can also be synthesized from the HFCLK clock source. The accuracy of LFCLK will then be the accuracy of the HFCLK.

Using the LFSYNT clock avoids the requirement for a 32.768 kHz crystal, but increases average power consumption as the HFCLK will need to be requested in the system.

19.3 Registers

Table 26: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40000000	CLOCK	CLOCK	Clock control	

Table 27: Register Overview

Register	Offset	Description	
TASKS_HFCLKSTART	0x000	Start HFCLK crystal oscillator	
TASKS_HFCLKSTOP	0x004	Stop HFCLK crystal oscillator	
TASKS_LFCLKSTART	0x008	Start LFCLK source	
TASKS_LFCLKSTOP	0x00C	Stop LFCLK source	
TASKS_CAL	0x010	Start calibration of LFRC oscillator	
TASKS_CTSTART	0x014	Start calibration timer	
TASKS_CTSTOP	0x018	Stop calibration timer	
EVENTS_HFCLKSTARTED	0x100	HFCLK oscillator started	
EVENTS_LFCLKSTARTED	0x104	LFCLK started	
EVENTS_DONE	0x10C	Calibration of LFCLK RC oscillator complete event	
EVENTS_CTTO	0x110	Calibration timer timeout	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
HFCLKRUN	0x408	Status indicating that HFCLKSTART task has been triggered	
HFCLKSTAT	0x40C	HFCLK status	
LFCLKRUN	0x414	Status indicating that LFCLKSTART task has been triggered	
LFCLKSTAT	0x418	LFCLK status	
LFCLKSRCCOPY	0x41C	Copy of LFCLKSRC register, set when LFCLKSTART task was triggered	
LFCLKSRC	0x518	Clock source for the LFCLK	
CTIV	0x538	Calibration timer interval	Retained
TRACECONFIG	0x55C	Clocking options for the Trace Port debug interface	

19.3.1 INTENSET

Address offset: 0x304

Enable interrupt

Bit i	number		31	30 2	9 2	18 27	7 26	25	24 2	23 22	21	20	19	18 :	17 1	L6 :	15 1	14 1	3 1:	2 11	1 10	9	8	7	6	5	4 D	3 2	1 B	0 A
Res	et 0x00000000		0	0 (0	0 0	0	0	0 (0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Val	lue					D)esci	iptic	on																		
Α	RW HFCLKSTARTED								٧	Vrite	'1' t	o E	nab	le ir	nter	rup	t fo	r HF	CLF	STA	ARTI	Dε	ver	it						
									S	ee <i>E</i>	VEN	TS_	HFC	LKS	STAI	RTE	D													
		Set	1						Е	nabl	e																			
		Disabled	0						R	Read	Disa	able	ed																	
		Enabled	1						R	Read	: Ena	ble	d																	
В	RW LFCLKSTARTED								٧	Vrite	'1' t	o E	nab	le ir	nter	rup	t fo	r LF	CLK	STA	RTE	D e	ven	t						
									S	ee <i>E</i>	VEN	TS_	LFC	LKS	TAR	TE	D													
		Set	1						Е	nabl	e																			
		Disabled	0						R	Read	Disa	able	ed																	
		Enabled	1						R	Read	Ena	ble	d																	



Bit	number		31	30	29	28	27	26 2	25 2	24 :	23 2:	2 2	1 20) 19	9 18	3 17	7 16	15	14	13	12	11	10	9	8	7	6 5	5 4	. 3	2	1	0
Id																												D	C		В	Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0 0) (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0
ld	RW Field	Value Id	Va	lue						- 1	Desc	rip	tion																			
С	RW DONE									,	Write	e '1	' to	Ena	ble	int	errı	ıpt	for	DOI	NE 6	ver	nt									
										:	See	EVE	NTS	_D	ONI	E																
		Set	1							-	Enab	le																				
		Disabled	0							-	Read	l: D	isab	led																		
		Enabled	1							-	Read	l: Er	nabl	ed																		
D	RW CTTO									,	Write	e '1	' to	Ena	ble	int	errı	ıpt	for	СТТ	О е	ven	t									
										:	See	EVE	NTS	_ <i>C</i>	тто)																
		Set	1							- 1	Enab	le																				
		Disabled	0							ı	Read	l: D	isab	led																		
		Enabled	1							-	Read	l: Ei	nabl	ed																		

19.3.2 INTENCLR

Address offset: 0x308 Disable interrupt

an I			
Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C B A
Reset 0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW HFCLKSTARTED			Write '1' to Disable interrupt for HFCLKSTARTED event
			See EVENTS_HFCLKSTARTED
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW LFCLKSTARTED			Write '1' to Disable interrupt for LFCLKSTARTED event
			See EVENTS_LFCLKSTARTED
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW DONE			Write '1' to Disable interrupt for DONE event
			See EVENTS_DONE
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW CTTO			Write '1' to Disable interrupt for CTTO event
			See EVENTS_CTTO
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

19.3.3 HFCLKRUN

Address offset: 0x408

Status indicating that HFCLKSTART task has been triggered

Bit r	numb	er		31 30	29	28	27	26	25	24 2	23 2	22 2	1 20) 19	18	17	16	15	14	13 :	12 1	.1 1	0 9	8	7	6	5	4	3	2 :	1 0
Id																															Α
Res	et Ox	00000000		0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0 0
Id	RW	Field	Value Id	Valu	е					ı	Des	crip	tion	ı																	
Α	R	STATUS								-	HFC	LKS	TAR	T ta	sk t	rigg	ere	d or	no	t											
			NotTriggered	0						-	Гasl	c no	t tri	ggei	ed																
			Triggered	1						-	Гasl	c tri	gger	ed																	



19.3.4 HFCLKSTAT

Address offset: 0x40C

HFCLK status

Bit numb	er		31	30 2	29	28 2	27 :	26 2	25 2	24 2	3 2	2 2	1 20) 1	9 1	8 1	7 16	5 15	14	13	12 :	11 1	0 9	8	7	6	5	4	3 2	2 1	L 0
Id																	В														Α
Reset 0x	0000000		0	0	0	0	0	0	0	0 (0 0) (0 0	(0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0 0
ld RW	Field	Value Id	Va	lue						D	esc	rip	tion	ı																	
A R	SRC									S	our	ce (of H	FCI	LK																
		RC	0							6	4 N	1Hz	inte	ern	al o	scill	ato	r (H	FIN	T)											
		Xtal	1							6	4 N	1Hz	cry	sta	los	illa	tor	(HF	XO)												
B R	STATE									Н	IFCL	K s	tate																		
		NotRunning	0							Н	IFCL	K r	not r	un	nin	3															
		Running	1							Н	IFCL	K r	unn	ing	5																

19.3.5 LFCLKRUN

Address offset: 0x414

Status indicating that LFCLKSTART task has been triggered

Bit	number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				A
Res	et 0x00000000		0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ld	RW Field	Value Id	Value	Description
Α	R STATUS			LFCLKSTART task triggered or not
		NotTriggered	0	Task not triggered
		Triggered	1	Task triggered

19.3.6 LFCLKSTAT

Address offset: 0x418

LFCLK status

Bit number		31	30	29 2	28 2	7 26	25	24	23 :	22 :	21 2	0 1	19 1	8 1	7 1	5 1	5 14	4 13	12	11	10	9	8	7	6 5	5 4	3	2	1 0	ı
Id															Е														A A	ı
Reset 0x00000000		0	0	0	0 0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0	0 ()	0 (0	0	0	0 0	l
Id RW Field V	Value Id	Va	lue						Des	cri	otio	n																		l
A R SRC									Sou	ırce	of L	.FC	LK																	١
R	RC	0							32.7	768	kHz	RC	oso	illa	tor															
x	Xtal	1							32.7	768	kHz	cr	ysta	los	cilla	tor														
S	Synth	2							32.7	768	kHz	sy	nth	esiz	ed f	ron	n HF	CLI	(
B R STATE									LFC	LK s	state	9																		
N	NotRunning	0							LFC	LK r	not i	run	ning	5																
R	Running	1							LFC	LK r	runr	ing	5																	

19.3.7 LFCLKSRCCOPY

Address offset: 0x41C

Copy of LFCLKSRC register, set when LFCLKSTART task was triggered

Bit number	31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A
Reset 0x00000000	0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Id RW Field Value Id	Value	Description
A R SRC		Clock source
RC	0	32.768 kHz RC oscillator
Xtal	1	32.768 kHz crystal oscillator
Synth	2	32.768 kHz synthesized from HFCLK



19.3.8 LFCLKSRC

Address offset: 0x518

Clock source for the LFCLK

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		C B A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW SRC		Clock source
	RC	0 32.768 kHz RC oscillator
	Xtal	1 32.768 kHz crystal oscillator
	Synth	2 32.768 kHz synthesized from HFCLK
B RW BYPASS		Enable or disable bypass of LFCLK crystal oscillator with external
		clock source
	Disabled	O Disable (use with Xtal or low-swing external source)
	Enabled	1 Enable (use with rail-to-rail external source)
C RW EXTERNAL		Enable or disable external source for LFCLK
	Disabled	0 Disable external source (use with Xtal)
	Enabled	1 Enable use of external source instead of Xtal (SRC needs to be
		set to Xtal)

19.3.9 CTIV (Retained)

Address offset: 0x538

This register is a retained register

Calibration timer interval

Bi	t number		3:	1 30	29	28	27	26	25	24	23 2	22 2	1 20	19	18	17	16	15	14 1	l3 1	2 1:	10	9	8	7	6	5	4	3 2	! 1	1 0
Id																										Α	Α	Α	A A	\ <i>A</i>	A A
Re	set 0x00000000		0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	V	alue	:						Des	crip	tion	ı																	
Α	RW CTIV		Calibration timer interval in multiple of 0.25 seconds. Range:																												

Calibration timer interval in multiple of 0.25 seconds. Range:

0.25 seconds to 31.75 seconds.

19.3.10 TRACECONFIG

Address offset: 0x55C

Clocking options for the Trace Port debug interface

This register is a retained register. Reset behavior is the same as debug components.

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				B B A A
Res	set 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW TRACEPORTSPEED			Speed of Trace Port clock. Note that the TRACECLK pin will
				output this clock divided by two.
		32MHz	0	32 MHz Trace Port clock (TRACECLK = 16 MHz)
		16MHz	1	16 MHz Trace Port clock (TRACECLK = 8 MHz)
		8MHz	2	8 MHz Trace Port clock (TRACECLK = 4 MHz)
		4MHz	3	4 MHz Trace Port clock (TRACECLK = 2 MHz)
В	RW TRACEMUX			Pin multiplexing of trace signals.
		GPIO	0	GPIOs multiplexed onto all trace-pins
		Serial	1	SWO multiplexed onto P0.18, GPIO multiplexed onto other
				trace pins
		Parallel	2	TRACECLK and TRACEDATA multiplexed onto P0.20, P0.18,
				P0.16, P0.15 and P0.14.



19.4 Electrical specification

19.4.1 64 MHz internal oscillator (HFINT)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_HFINT}	Nominal output frequency		64		MHz
f _{TOL_HFINT}	Frequency tolerance		<±1.5	<±6	%
I _{HFINT}	Run current		60		μΑ
I _{START_HFINT}	Average startup current		I_HFINT		μΑ
t _{START HEINT}	Startup time		3		us

19.4.2 64 MHz crystal oscillator (HFXO)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_HFXO}	Nominal output frequency		64		MHz
f _{XTAL_HFXO}	External crystal frequency		32		MHz
f _{TOL_HFXO}	Frequency tolerance requirement for 2.4 GHz proprietary radio			±60	ppm
	applications				
f _{TOL_HFXO_BLE}	Frequency tolerance requirement, Bluetooth low energy			±40	ppm
	applications				
C _{L_HFXO}	Load capacitance			12	pF
C _{0_HFXO}	Shunt capacitance			7	pF
R _{S_HFXO_7PF}	Equivalent series resistance C0 = 7 pF			60	ohm
R _{S_HFXO_5PF}	Equivalent series resistance C0 = 5 pF			80	ohm
R _{S_HFXO_3PF}	Equivalent series resistance C0 = 3 pF			100	ohm
P _{D_HFXO}	Drive level			100	uW
C _{PIN_HFXO}	Input capacitance XC1 and XC2		4		pF
I _{STBY_X32M}	Core standby current ¹³		50		μΑ
I _{HFXO}	Run current		250		μΑ
I _{START_HFXO}	Average startup current, first 1 ms		0.4		mA
t _{START_HFXO}	Startup time		0.36		ms

19.4.3 32.768 kHz RC oscillator (LFRC)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_LFRC}	Nominal frequency		32.768		kHz
f _{TOL_LFRC}	Frequency tolerance			±2	%
f _{TOL_CAL_LFRC}	Frequency tolerance for LFRC after calibration ¹⁴			±250	ppm
I _{LFRC}	Run current for 32.768 kHz RC oscillator		0.6	1	μΑ
t _{START_LFRC}	Startup time for 32.768 kHz RC oscillator		600		us

19.4.4 32.768 kHz crystal oscillator (LFXO)

Symbol	Description	Min.	Тур.	Max.	Units
f_{NOM_LFXO}	Crystal frequency		32.768		kHz
$f_{TOL_LFXO_BLE}$	Frequency tolerance requirement for BLE stack			±250	ppm
$f_{TOL_LFXO_ANT}$	Frequency tolerance requirement for ANT stack			±50	ppm
C _{L_LFXO}	Load capacitance			12.5	pF
C _{0_LFXO}	Shunt capacitance			2	pF
R _{S_LFXO}	Equivalent series resistance			100	kohm
P_{D_LFXO}	Drive level			1	uW
C _{pin}	Input capacitance on XL1 and XL2 pads		4		pF
I _{LFXO}	Run current for 32.768 kHz crystal oscillator		0.25		μΑ

¹³ Current drawn if HFXO is forced on through for instance using the low latency power mode.

¹⁴ Constant temperature within ±0.5 °C and calibration performed at least every 8 seconds



Symbol	Description	Min.	Тур.	Max.	Units
t _{START_LFXO}	Startup time for 32.768 kHz crystal oscillator		0.25		S
$V_{AMP_IN_XO_LOW}$	Peak to peak amplitude for external low swing clock. Input	200		1000	mV
	signal must not swing outside supply rails.				

19.4.5 32.768 kHz synthesized from HFCLK (LFSYNT)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_LFSYNT}	Nominal frequency		32.768		kHz
f _{TOL_LFSYNT}	Frequency tolerance in addition to HFLCK tolerance ¹⁵		8		ppm
I _{LFSYNT}	Run current for synthesized 32.768 kHz		100		μΑ
t _{START_LFSYNT}	Startup time for synthesized 32.768 kHz		100		us

¹⁵ Frequency tolerance will be derived from the HFCLK source clock plus the LFSYNT tolerance



20 GPIO — General purpose input/output

The general purpose input/output (GPIO) is organized as one port with up to 32 I/Os (dependent on package) enabling access and control of up to 32 pins through one port. Each GPIO can be accessed individually.

GPIO has the following user-configurable features:

- Up to 32 GPIO
- · 8 GPIO with Analog channels for SAADC, COMP or LPCOMP inputs
- · Configurable output drive strength
- Internal pull-up and pull-down resistors
- · Wake-up from high or low level triggers on all pins
- · Trigger interrupt on state changes on any pin
- All pins can be used by the PPI task/event system
- One or more GPIO outputs can be controlled through PPI and GPIOTE channels
- · All pins can be individually mapped to interface blocks for layout flexibility
- GPIO state changes captured on SENSE signal can be stored by LATCH register

The GPIO Port peripheral implements up to 32 pins, PIN0 through PIN31. Each of these pins can be individually configured in the PIN_CNF[n] registers (n=0..31).

The following parameters can be configured through these registers:

- Direction
- · Drive strength
- · Enabling of pull-up and pull-down resistors
- Pin sensing
- · Input buffer disconnect
- Analog input (for selected pins)

The PIN_CNF registers are retained registers. See *POWER* — *Power supply* on page 78 chapter for more information about retained registers.

20.1 Pin configuration

Pins can be individually configured, through the SENSE field in the PIN_CNF[n] register, to detect either a high level or a low level on their input.

When the correct level is detected on any such configured pin, the sense mechanism will set the DETECT signal high. Each pin has a separate DETECT signal, and the default behaviour, as defined by the DETECTMODE register, is that the DETECT signal from all pins in the GPIO Port are combined into a common DETECT signal that is routed throughout the system, which then can be utilized by other peripherals, see *Figure 21: GPIO Port and the GPIO pin details* on page 112. This mechanism is functional in both ON and OFF mode.






Figure 21: GPIO Port and the GPIO pin details

Figure 21: GPIO Port and the GPIO pin details on page 112 illustrates the GPIO port containing 32 individual pins, where PINO is illustrated in more detail as a reference. All the signals on the left side of the illustration are used by other peripherals in the system, and therefore, are not directly available to the CPU.

Make sure that a pin is in a level that cannot trigger the sense mechanism before enabling it. Detect will go high immediately if the sense condition configured in the PIN_CNF registers is met when the sense mechanism is enabled. This will trigger a PORT event if the DETECT signal was low before enabling the sense mechanism. See *GPIOTE* — *GPIO tasks and events* on page 157.

See the following peripherals for more information about how the DETECT signal is used:

- POWER: uses the DETECT signal to exit from System OFF.
- GPIOTE: uses the DETECT signal to generate the PORT event.

When a pin's PINx.DETECT signal goes high, a flag will be set in the LATCH register, e.g. when the PIN0.DETECT signal goes high, bit 0 in the LATCH register will be set to '1'.

The LATCH register will only be cleared if the CPU explicitly clears it by writing a '1' to the bit that shall be cleared, i.e. the LATCH register will not be affected by a PINx.DETECT signal being set low.

If the CPU performs a clear operation on a bit in the LATCH register when the associated PINx.DETECT signal is high, the bit in the LATCH register will not be cleared.

The LDETECT signal will be set high when one or more bits in the LATCH register are '1'. The LDETECT signal will be set low when all bits in the LATCH register are successfully cleared to '0'.

If one or more bits in the LATCH register are '1' after the CPU has performed a clear operation on the LATCH registers, a rising edge will be generated on the LDETECT signal, this is illustrated in *Figure 22: DETECT signal behavior* on page 113.

Important: The CPU can read the LATCH register at any time to check if a SENSE condition has been met on one or more of the the GPIO pins even if that condition is no longer met at the time the CPU queries the LATCH register. This mechanism will work even if the LDETECT signal is not used as the DETECT signal.

The LDETECT signal is by default not connected to the GPIO port's DETECT signal, but via the DETECTMODE register it is possible to change the behaviour of the GPIO port's DETECT signal from the default behaviour described above to instead be derived directly from the LDETECT signal, see *Figure 21*: *GPIO Port and the GPIO pin details* on page 112. *Figure 22*: *DETECT signal behavior* on page 113 illustrates the DETECT signals behaviour for these two alternatives.






Figure 22: DETECT signal behavior

The input buffer of a GPIO pin can be disconnected from the pin to enable power savings when the pin is not used as an input, see *Figure 21: GPIO Port and the GPIO pin details* on page 112. Inputs must be connected in order to get a valid input value in the IN register and for the sense mechanism to get access to the pin.

Other peripherals in the system can attach themselves to GPIO pins and override their output value and configuration, or read their analog or digital input value, see *Figure 21: GPIO Port and the GPIO pin details* on page 112.

Selected pins also support analog input signals, see ANAIN in *Figure 21: GPIO Port and the GPIO pin details* on page 112. The assignment of the analog pins can be found in *Pin assignments* on page 13.

Important: When a pin is configured as digital input, care has been taken in the nRF52832 design to minimize increased current consumption when the input voltage is between V_{IL} and V_{IH} . However, it is a good practice to ensure that the external circuitry does not drive that pin to levels between V_{IL} and V_{IH} for a long period of time.

20.2 GPIO located near the RADIO

Radio performance parameters, such as sensitivity, may be affected by high frequency digital I/O with large sink/source current close to the radio power supply and antenna pins.

Refer to *Pin assignments* on page 13 for recommended usage guidelines to maximize radio performance in an application.

20.3 Registers

Table 28: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x50000000	GPIO	GPIO	General purpose input and output		Deprecated
0x50000000	GPIO	P0	General purpose input and output		



Table 29: Register Overview

Register	Offset	Description
OUT	0x504	Write GPIO port
OUTSET	0x508	Set individual bits in GPIO port
OUTCLR	0x50C	Clear individual bits in GPIO port
IN	0x510	Read GPIO port
DIR	0x514	Direction of GPIO pins
DIRSET	0x518	DIR set register
DIRCLR	0x51C	DIR clear register
LATCH	0x520	Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE
		registers
DETECTMODE	0x524	Select between default DETECT signal behaviour and LDETECT mode
PIN_CNF[0]	0x700	Configuration of GPIO pins
PIN_CNF[1]	0x704	Configuration of GPIO pins
PIN_CNF[2]	0x708	Configuration of GPIO pins
PIN_CNF[3]	0x70C	Configuration of GPIO pins
PIN_CNF[4]	0x710	Configuration of GPIO pins
PIN_CNF[5]	0x714	Configuration of GPIO pins
PIN_CNF[6]	0x718	Configuration of GPIO pins
PIN_CNF[7]	0x71C	Configuration of GPIO pins
PIN_CNF[8]	0x720	Configuration of GPIO pins
PIN_CNF[9]	0x724	Configuration of GPIO pins
PIN_CNF[10]	0x728	Configuration of GPIO pins
PIN_CNF[11]	0x72C	Configuration of GPIO pins
PIN_CNF[12]	0x730	Configuration of GPIO pins
PIN_CNF[13]	0x734	Configuration of GPIO pins
PIN_CNF[14]	0x738	Configuration of GPIO pins
PIN_CNF[15]	0x73C	Configuration of GPIO pins
PIN_CNF[16]	0x740	Configuration of GPIO pins
PIN_CNF[17]	0x744	Configuration of GPIO pins
PIN_CNF[18]	0x748	Configuration of GPIO pins
PIN_CNF[19]	0x74C	Configuration of GPIO pins
PIN_CNF[20]	0x750	Configuration of GPIO pins
PIN_CNF[21]	0x754	Configuration of GPIO pins
PIN_CNF[22]	0x758	Configuration of GPIO pins
PIN_CNF[23]	0x75C	Configuration of GPIO pins
PIN_CNF[24]	0x760	Configuration of GPIO pins
PIN_CNF[25]	0x764	Configuration of GPIO pins
PIN_CNF[26]	0x768	Configuration of GPIO pins
PIN_CNF[27]	0x76C	Configuration of GPIO pins
PIN_CNF[28]	0x770	Configuration of GPIO pins
PIN_CNF[29]	0x774	Configuration of GPIO pins
PIN_CNF[30]	0x778	Configuration of GPIO pins
PIN_CNF[31]	0x77C	Configuration of GPIO pins

20.3.1 OUT

Address offset: 0x504 Write GPIO port

Bit	number		31	1 30	29	28	27	26	25	24	23	22	21 2	20 1	.9 1	8 1	7 1	6 1	5 1	4 13	3 12	11	10	9	8	7	6	5	4	3	2 1	L 0
Id			f	е	d	С	b	а	Z	Υ	Х	W	V U	٠.	Т 5	S I	2 (Q I	> () N	М	L	K	J	1	Н	G	F	Ε	D	C E	3 A
Res	et 0x00000000		0	0	0	0	0	0	0	0	C	0	0 0	(0 () () () () (0	0	0	0	0	0	0	0	0	0	0) (0 0
Id	RW Field	Value Id	Va	alue	:						De	scri	ptio	n																		
Α	RW PINO										Pin	0																				
		Low	0								Pin	dri	ver i	s lo	w																	
		High	1								Pin	dri	ver i	s hi	gh																	
В	RW PIN1										Pin	1																				



Bit r	numbe	er		31 30 29 28 27 20	6 25 24 2	23 22 21 20 19 18	17 16	15 14	13 12 1	11 10 9	8	7 6	5 4	3 2	1 0
Id				fedcba	a Z Y	XWVUTS	R Q	P O	N M	LK.	1	H G	F E	D C	ВА
Rese	et 0x0	0000000		0 0 0 0 0	0 0	00000	0 0	0 0	0 0	0 0 (0	0 0	0 0	0 0	0 0
ld	RW	Field	Value Id	Value		Description									
			Low	0	F	Pin driver is low									
			High	1	F	Pin driver is high									
С	RW	PIN2				Pin 2									
			Low	0	F	Pin driver is low									
			High	1		Pin driver is high									
D	RW	PIN3				Pin 3									
			Low	0		Pin driver is low									
_	D14/	DINIA	High	1		Pin driver is high									
Ε	RW	PIN4	Laur	0		Pin 4									
			Low			Pin driver is low									
F	D\A/	PIN5	High	1		Pin driver is high Pin 5									
г	I VV	CILIA	Low	0		Pin driver is low									
			High	1		Pin driver is high									
G	RW	PIN6	111611	-		Pin 6									
J		•	Low	0		Pin driver is low									
			High	1		Pin driver is high									
Н	RW	PIN7	3			Pin 7									
			Low	0		Pin driver is low									
			High	1		Pin driver is high									
ı	RW	PIN8	-			Pin 8									
			Low	0	F	Pin driver is low									
			High	1	F	Pin driver is high									
J	RW	PIN9			F	Pin 9									
			Low	0	F	Pin driver is low									
			High	1	F	Pin driver is high									
K	RW	PIN10			F	Pin 10									
			Low	0	F	Pin driver is low									
			High	1	F	Pin driver is high									
L	RW	PIN11			F	Pin 11									
			Low	0	F	Pin driver is low									
			High	1	F	Pin driver is high									
М	RW	PIN12				Pin 12									
			Low	0		Pin driver is low									
			High	1		Pin driver is high									
N	RW	PIN13				Pin 13									
			Low	0		Pin driver is low									
0	D\A/	PIN14	High	1		Pin driver is high Pin 14									
U	NVV	PIN14	Low	0		Pin driver is low									
			High	1		Pin driver is high									
Р	RW	PIN15		-		Pin 15									
			Low	0		Pin driver is low									
			High	1		Pin driver is high									
Q	RW	PIN16	-			Pin 16									
			Low	0		Pin driver is low									
			High	1	F	Pin driver is high									
R	RW	PIN17				Pin 17									
			Low	0	F	Pin driver is low									
			High	1	F	Pin driver is high									
S	RW	PIN18			F	Pin 18									
			Low	0	F	Pin driver is low									
			High	1	F	Pin driver is high									
Т	RW	PIN19			F	Pin 19									
			Low	0	F	Pin driver is low									



Bit r	number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				aZYXWVUTS RQPONMLKJIHGFEDCBA
Res	et 0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
		High	1	Pin driver is high
U	RW PIN20			Pin 20
		Low	0	Pin driver is low
		High	1	Pin driver is high
٧	RW PIN21			Pin 21
		Low	0	Pin driver is low
		High	1	Pin driver is high
W	RW PIN22			Pin 22
		Low	0	Pin driver is low
		High	1	Pin driver is high
Х	RW PIN23			Pin 23
		Low	0	Pin driver is low
		High	1	Pin driver is high
Υ	RW PIN24			Pin 24
		Low	0	Pin driver is low
		High	1	Pin driver is high
Z	RW PIN25			Pin 25
		Low	0	Pin driver is low
		High	1	Pin driver is high
а	RW PIN26			Pin 26
		Low	0	Pin driver is low
		High	1	Pin driver is high
b	RW PIN27			Pin 27
		Low	0	Pin driver is low
		High	1	Pin driver is high
С	RW PIN28			Pin 28
		Low	0	Pin driver is low
		High	1	Pin driver is high
d	RW PIN29			Pin 29
		Low	0	Pin driver is low
		High	1	Pin driver is high
e	RW PIN30			Pin 30
		Low	0	Pin driver is low
		High	1	Pin driver is high
f	RW PIN31			Pin 31
		Low	0	Pin driver is low
		High	1	Pin driver is high

20.3.2 OUTSET

Address offset: 0x508

Set individual bits in GPIO port Read: reads value of OUT register.

Bit	number		31	30	29	28	27	26 2	25 2	24 2	23 2	22 2	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 :	2	1 0
Id			f	е	d	С	b	а	Z	Υ	Χ	W	V U	Т	S	R	Q	Р	0	Ν	М	L	K	J	1	Н	G	F	Ε	D (2	ВА
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 0
Id	RW Field	Value Id	Va	lue							Des	crip	tion																			
Α	RW PINO									F	Pin (0																				
		Low	0							F	Rea	d: p	in dr	iver	is l	ow																
		High	1							F	Rea	d: p	in dr	iver	is l	nigh																
		Set	1							١	Writ	te: v	writir	ng a	'1'	set	th	e pi	n h	igh;	wr	itin	g a	'0' ł	nas	no	effe	ct				
В	RW PIN1									F	Pin :	1																				
		Low	0							F	Rea	d: p	in dr	iver	is l	ow																



	numbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1
ld Ros	at NvN	000000			X W V U T S R Q P O N M L K J IHGF	E D C B
nes Id		Field	Value Id	Value	Description	0 0 0 0
		Ticiu	High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
С	RW	PIN2		-	Pin 2	
	11.00	11112	Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
D	RW	PIN3		_	Pin 3	
_			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
E	RW	PIN4		-	Pin 4	
_			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
F	RW	PIN5		_	Pin 5	
			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
G	RW	PIN6			Pin 6	
			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
Н	RW	PIN7			Pin 7	
			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
	RW	PIN8		-	Pin 8	
			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
J	RW	PIN9			Pin 9	
			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
K	RW	PIN10			Pin 10	
			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
L	RW	PIN11			Pin 11	
			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
М	RW	PIN12			Pin 12	
			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
N	RW	PIN13			Pin 13	
			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is high	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
0	RW	PIN14	- 3-		Pin 14	
-			Low	0	Read: pin driver is low	
			High	1	Read: pin driver is low	
			Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect	
D	B/V/	PIN15		-	Pin 15	
	11.44	INTO			111111111111111111111111111111111111111	



Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			aZYXWVUTSRQPONMLKJIHGF EDCBA
Reset 0x00000000			0 0 0 000000000000000000000000000000000
ld RW Field	Value Id	Value	Description
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
Q RW PIN16			Pin 16
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
R RW PIN17			Pin 17
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
S RW PIN18			Pin 18
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
T RW PIN19			Pin 19
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
U RW PIN20			Pin 20
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
V RW PIN21			Pin 21
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
W RW PIN22			Pin 22
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
X RW PIN23			Pin 23
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
Y RW PIN24			Pin 24
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
Z RW PIN25			Pin 25
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
a RW PIN26			Pin 26
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
b RW PIN27			Pin 27
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
c RW PIN28			Pin 28
	Low	0	Read: pin driver is low
	High	1	Read: pin driver is high
	Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect



Bit	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id			fedcbaZY	XWVUTSRQPONMLKJIHGF EDCBA
Res	et 0x00000000		0 0 0 0 0 0 0 0	000000000000000000000000000000000000000
Id	RW Field	Value Id	Value	Description
d	RW PIN29			Pin 29
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
е	RW PIN30			Pin 30
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect
f	RW PIN31			Pin 31
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: writing a '1' sets the pin high; writing a '0' has no effect

20.3.3 OUTCLR

Address offset: 0x50C

Clear individual bits in GPIO port Read: reads value of OUT register.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id		fedcbaZYXWVUTSRQPONMLKJIHGFEDCB
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value Description
A RW PINO		Pin 0
	Low	0 Read: pin driver is low
	High	1 Read: pin driver is high
	Clear	1 Write: writing a '1' sets the pin low; writing a '0' has no effect
B RW PIN1		Pin 1
	Low	0 Read: pin driver is low
	High	1 Read: pin driver is high
	Clear	1 Write: writing a '1' sets the pin low; writing a '0' has no effect
C RW PIN2		Pin 2
	Low	0 Read: pin driver is low
	High	1 Read: pin driver is high
	Clear	1 Write: writing a '1' sets the pin low; writing a '0' has no effect
D RW PIN3		Pin 3
	Low	0 Read: pin driver is low
	High	1 Read: pin driver is high
	Clear	1 Write: writing a '1' sets the pin low; writing a '0' has no effect
E RW PIN4		Pin 4
	Low	0 Read: pin driver is low
	High	1 Read: pin driver is high
	Clear	1 Write: writing a '1' sets the pin low; writing a '0' has no effect
F RW PIN5		Pin 5
	Low	0 Read: pin driver is low
	High	1 Read: pin driver is high
	Clear	1 Write: writing a '1' sets the pin low; writing a '0' has no effect
G RW PIN6		Pin 6
	Low	0 Read: pin driver is low
	High	1 Read: pin driver is high
	Clear	1 Write: writing a '1' sets the pin low; writing a '0' has no effect
H RW PIN7		Pin 7
	Low	0 Read: pin driver is low
	High	1 Read: pin driver is high



	umber			4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld Rese	et 0x00000000			X W V U T S R Q P O N M L K J I H G F E D C B A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
	THE TIES	Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
	RW PIN8	Cicai	-	Pin 8
•	THE THE	Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
J	RW PIN9			Pin 9
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
K	RW PIN10			Pin 10
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
L	RW PIN11			Pin 11
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
М	RW PIN12			Pin 12
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
N	RW PIN13			Pin 13
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
0	RW PIN14	Laur	0	Pin 14
		Low	0	Read: pin driver is low
		High Clear	1	Read: pin driver is high
Р	RW PIN15	Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect Pin 15
r	KW PINIS	Low	0	Read: pin driver is low
		High	1	Read: pin driver is low
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
Q	RW PIN16	o.cu.	-	Pin 16
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
R	RW PIN17			Pin 17
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
S	RW PIN18			Pin 18
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
Т	RW PIN19			Pin 19
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
U	RW PIN20			Pin 20
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no effect
V	RW PIN21			Pin 21
		Low	0	Read: pin driver is low



Bit n	umber		31 30 29 28	27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	3 2	1 0
Id						DC	
	et 0x00000000					0 0	
Id	RW Field	Value Id	Value		Description		
		High	1		Read: pin driver is high		
		Clear	1		Write: writing a '1' sets the pin low; writing a '0' has no effect		
W	RW PIN22				Pin 22		
		Low	0		Read: pin driver is low		
		High	1		Read: pin driver is high		
		Clear	1		Write: writing a '1' sets the pin low; writing a '0' has no effect		
Χ	RW PIN23				Pin 23		
		Low	0		Read: pin driver is low		
		High	1		Read: pin driver is high		
		Clear	1		Write: writing a '1' sets the pin low; writing a '0' has no effect		
Υ	RW PIN24				Pin 24		
		Low	0		Read: pin driver is low		
		High	1		Read: pin driver is high		
		Clear	1		Write: writing a '1' sets the pin low; writing a '0' has no effect		
Z	RW PIN25				Pin 25		
		Low	0		Read: pin driver is low		
		High	1		Read: pin driver is high		
		Clear	1		Write: writing a '1' sets the pin low; writing a '0' has no effect		
а	RW PIN26				Pin 26		
		Low	0		Read: pin driver is low		
		High	1		Read: pin driver is high		
L	DIA DINI27	Clear	1		Write: writing a '1' sets the pin low; writing a '0' has no effect		
b	RW PIN27	Law	0		Pin 27		
		Low			Read: pin driver is low		
		High Clear	1		Read: pin driver is high Write: writing a '1' sets the pin low; writing a '0' has no effect		
С	RW PIN28	Cicai	1		Pin 28		
C	NW FINZO	Low	0		Read: pin driver is low		
		High	1		Read: pin driver is low		
		Clear	1		Write: writing a '1' sets the pin low; writing a '0' has no effect		
d	RW PIN29				Pin 29		
		Low	0		Read: pin driver is low		
		High	1		Read: pin driver is high		
		Clear	1		Write: writing a '1' sets the pin low; writing a '0' has no effect		
e	RW PIN30				Pin 30		
		Low	0		Read: pin driver is low		
		High	1		Read: pin driver is high		
		Clear	1		Write: writing a '1' sets the pin low; writing a '0' has no effect		
f	RW PIN31				Pin 31		
		Low	0	Rea	d: pin driver is low		
		High	1	Rea	d: pin driver is high		
		Clear	1	Wri	te: writing a '1' sets the pin low; writing a '0' has no effect		

20.3.4 IN

Address offset: 0x510 Read GPIO port

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Reset 0x00000000	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field Value Id	Value Description
A R PINO	Pin O
Low	0 Pin input is low
High	1 Pin input is high



Bit r	numbe	er		31 30	29	9 28 2	27 26	25 24	23 22 21 20 19 18	17	16 1	.5 14	13 1	12 1:	1 10	9	8	7 (5 5	4	3	2 :	1 0
Id													N I										
Res	et OxO	0000000		0 0	0	0	0 0	0 0	00000 0	0	0	0 0	0	0 0	0	0	0 () (0 0	0	0	0 (0 0
Id	RW	Field	Value Id	Value	е				Description														
В	R	PIN1							Pin 1														
			Low	0					Pin input is low														
			High	1					Pin input is high														
С	R	PIN2							Pin 2														
			Low	0					Pin input is low														
			High	1					Pin input is high														
D	R	PIN3		_					Pin 3														
			Low	0					Pin input is low														
_	n	DINA	High	1					Pin input is high														
E	R	PIN4	Low	0					Pin 4 Pin input is low														
			High	1					Pin input is high														
F	R	PIN5	i iigii	•					Pin 5														
•		11113	Low	0					Pin input is low														
			High	1					Pin input is high														
G	R	PIN6	o ··	-					Pin 6														
-	-	-	Low	0					Pin input is low														
			High	1					Pin input is high														
Н	R	PIN7							Pin 7														
			Low	0					Pin input is low														
			High	1					Pin input is high														
ı	R	PIN8							Pin 8														
			Low	0					Pin input is low														
			High	1					Pin input is high														
J	R	PIN9							Pin 9														
			Low	0					Pin input is low														
			High	1					Pin input is high														
K	R	PIN10							Pin 10														
			Low	0					Pin input is low														
			High	1					Pin input is high														
L	R	PIN11							Pin 11														
			Low	0					Pin input is low														
			High	1					Pin input is high														
М	R	PIN12							Pin 12														
			Low	0					Pin input is low														
	_		High	1					Pin input is high														
N	R	PIN13							Pin 13														
			Low	0					Pin input is low														
0	R	PIN14	High	1					Pin input is high Pin 14														
U	IV	1 11474	Low	0					Pin 14 Pin input is low														
			High	1					Pin input is high														
Р	R	PIN15		-					Pin 15														
			Low	0					Pin input is low														
			High	1					Pin input is high														
Q	R	PIN16	-						Pin 16														
			Low	0					Pin input is low														
			High	1					Pin input is high														
R	R	PIN17							Pin 17														
			Low	0					Pin input is low														
			High	1					Pin input is high														
S	R	PIN18							Pin 18														
			Low	0					Pin input is low														
			High	1					Pin input is high														
Т	R	PIN19							Pin 19														



Bit r	numbe	er		31	30	29	28 2	27	26	25	24 2	3 22 21	1 20	0 19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	5 4	3	2	1	0
Id												x w v ı													L							
Res	et OxO	0000000										0000													0							
Id		Field	Value Id		lue							escript		1																		
			Low	0							Р	in input	t is	low																		
			High	1								in input																				
U	R	PIN20									Р	in 20																				
			Low	0							Р	in input	t is	low																		
			High	1							Р	in input	t is	high																		
V	R	PIN21									Р	in 21																				
			Low	0							Р	in input	t is	low																		
			High	1							Р	in input	t is	high																		
W	R	PIN22									Р	in 22																				
			Low	0							Р	in input	t is	low																		
			High	1							Р	in input	t is	high																		
Х	R	PIN23									Р	in 23																				
			Low	0							Р	in input	t is	low																		
			High	1							Р	in input	t is	high																		
Υ	R	PIN24									Р	in 24																				
			Low	0							Р	in input	t is	low																		
			High	1							Р	in input	t is	high																		
Z	R	PIN25									Р	in 25																				
			Low	0							Р	in input	t is	low																		
			High	1							Р	in input	t is	high																		
а	R	PIN26									Р	in 26																				
			Low	0							Р	in input	t is	low																		
			High	1								in input	t is	high																		
b	R	PIN27										in 27																				
			Low	0								in input																				
			High	1								in input	t is	high																		
С	R	PIN28										in 28																				
			Low	0								in input																				
			High	1								in input	t is	high																		
d	R	PIN29										in 29																				
			Low	0								in input																				
			High	1								in input	t is	high																		
е	R	PIN30		_								in 30																				
			Low	0								in input																				
			High	1								in input	t is	nigh																		
f	R	PIN31										in 31																				
			Low	0								t is low																				
			High	1					ı	in	inpu	t is high	า																			

20.3.5 DIR

Address offset: 0x514 Direction of GPIO pins

Bit	number		3	1 30	0 29	9 2	8 27	7 26	5 25	24	1 23	3 22	2 21	20	19	18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	
Id			f	е	d	C	b	а	Z	Υ		ΧV	V V	U	Т	S	R	Q	Р	0	Ν	М	L	Κ	J	1	Н	G	F	Ε	D	С	ВА	
Res	set 0x00000000		0	0	0	0	0	0	0	0		0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
Id	RW Field	Value Id	V	alu	e						D	esci	ripti	ion																				
Α	RW PINO										Pi	n 0																						
		Input	0								Pi	n se	et as	s in	put																			
		Output	1								Pi	n se	et as	s ou	ıtpı	ıt																		
В	RW PIN1										Pi	n 1																						
		Input	0								Pi	n se	et as	s in	put																			
		Output	1								Pi	n se	et as	s ou	ıtpı	ıt																		
С	RW PIN2										Pi	n 2																						



Div				21.2	0.00	20.0	7.20	25.2	4 22 4	22 24 2	10.10	10.0	7.4	- 45	14-	2 4-	111	10	0	, -	-	г	1	 1	C
Bit n	umbe	er -								22 21 2 W V U															
	t 0x0	000000								000															
Id	RW		Value Id	Value						criptio															
			Input	0						set as i															
			Output	1						set as c		t													
D	RW	PIN3							Pin	3															
			Input	0					Pin	set as i	nput														
			Output	1					Pin	set as c	output	t													
Е	RW	PIN4							Pin -	4															
			Input	0					Pin	set as i	nput														
			Output	1						set as c	output	t													
F	RW	PIN5		_					Pin																
			Input	0						set as i															
G	D\A/	PIN6	Output	1					Pin	set as c	outpu	Į.													
G	KVV	PINO	Input	0						set as i	nnut														
			Output	1						set as c															
Н	RW	PIN7	Catpat	-					Pin		ласра														
			Input	0						set as i	nput														
			Output	1						set as c		t													
ı	RW	PIN8							Pin																
			Input	0					Pin :	set as i	nput														
			Output	1					Pin	set as c	output	t													
J	RW	PIN9							Pin	9															
			Input	0					Pin	set as i	nput														
			Output	1					Pin	set as c	output	t													
K	RW	PIN10							Pin	10															
			Input	0						set as i															
			Output	1						set as c	output	t													
L	RW	PIN11	lanut.	0					Pin																
			Input	0						set as i															
М	R\M	PIN12	Output	1					Pin	set as c	outpu	L													
		11112	Input	0						set as i	nput														
			Output	1						set as c		t													
N	RW	PIN13								13															
			Input	0						set as i	nput														
			Output	1					Pin	set as c	output	t													
0	RW	PIN14							Pin	14															
			Input	0					Pin	set as i	nput														
			Output	1						set as c	output	t													
Р	RW	PIN15							Pin																
			Input	0						set as i															
0	DIA	DINIAC	Output	1						set as c	outpu	Ĭ.													
Q	KVV	PIN16	Input	0					Pin	set as i	nnut														
			Output	1						set as o															
R	RW	PIN17	Output	•					Pin		ласра														
			Input	0						set as i	nput														
			Output	1						set as c		t													
S	RW	PIN18							Pin																
			Input	0					Pin :	set as i	nput														
			Output	1					Pin :	set as c	output	t													
Т	RW	PIN19							Pin	19															
			Input	0					Pin	set as i	nput														
			Output	1						set as c	output	t													
U	RW	PIN20							Pin																
			Input	0					Pin:	set as i	nput														



Bit r	number		31 30 29 2	8 27	26 2	25 24	23 22 2	1 20 19	9 18	3 17	16	15	14 1	3 12	11	10	9	8 7	6	5	4	3 2	1	0
Id			f e d c	c b	a :	ΖY	ΧWV	/ U T	S	R	Q	Р	0 N	I M	L	K	J	ΙН	G	F	Е	D C	В	Α
Res	et 0x00000000		0 0 0 0	0 0	0	0 0	0 0 0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Value				Descript	tion																
		Output	1				Pin set a	s outp	ut															
٧	RW PIN21						Pin 21																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															
W	RW PIN22						Pin 22																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															
Χ	RW PIN23						Pin 23																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															
Υ	RW PIN24						Pin 24																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															
Z	RW PIN25						Pin 25																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															
а	RW PIN26						Pin 26																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															
b	RW PIN27						Pin 27																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															
С	RW PIN28						Pin 28																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															
d	RW PIN29						Pin 29																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															
е	RW PIN30						Pin 30																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															
f	RW PIN31						Pin 31																	
		Input	0				Pin set a	s input	t															
		Output	1				Pin set a	s outp	ut															

20.3.6 DIRSET

Address offset: 0x518

DIR set register

Read: reads value of DIR register.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id		fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Reset 0x00000000		
Id RW Field	Value Id	Value Description
A RW PINO		Set as output pin 0
	Input	0 Read: pin set as input
	Output	1 Read: pin set as output
	Set	1 Write: writing a '1' sets pin to output; writing a '0' has no effect
B RW PIN1		Set as output pin 1
	Input	0 Read: pin set as input
	Output	1 Read: pin set as output
	Set	1 Write: writing a '1' sets pin to output; writing a '0' has no effect
C RW PIN2		Set as output pin 2



Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			fedcbaZY	'XWVU T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
D	RW PIN3			Set as output pin 3
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
E	RW PIN4	Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect Set as output pin 4
_	NVV PIIV4	Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
F	RW PIN5	561	-	Set as output pin 5
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
G	RW PIN6			Set as output pin 6
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
Н	RW PIN7			Set as output pin 7
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
ı	RW PIN8			Set as output pin 8
		Input	0	Read: pin set as input
		Output Set	1 1	Read: pin set as output Write: writing a '1' sets pin to output; writing a '0' has no effect
	RW PIN9	Jei	1	Set as output pin 9
,	11115	Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
K	RW PIN10			Set as output pin 10
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
L	RW PIN11			Set as output pin 11
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
М	RW PIN12			Set as output pin 12
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
N	RW PIN13	Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
	WAN LUATO	Input	0	Set as output pin 13 Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
0	RW PIN14			Set as output pin 14
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
Р	RW PIN15			Set as output pin 15
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect



Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				'XWVU T S R Q P O N M L K J I H G F E D C B A
Res	set 0x00000000			
Id	RW Field	Value Id	Value	Description
Q	RW PIN16			Set as output pin 16
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
R	RW PIN17	Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
ĸ	KW PIN1/	Input	0	Set as output pin 17 Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
S	RW PIN18		_	Set as output pin 18
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
Т	RW PIN19			Set as output pin 19
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
U	RW PIN20			Set as output pin 20
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
V	RW PIN21			Set as output pin 21
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
W	RW PIN22	loout	0	Set as output pin 22
		Input Output	1	Read: pin set as input Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
Х	RW PIN23	500	-	Set as output pin 23
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
Υ	RW PIN24			Set as output pin 24
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
Z	RW PIN25			Set as output pin 25
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
а	RW PIN26			Set as output pin 26
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
h	DW DING?	Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
b	RW PIN27	Input	0	Set as output pin 27 Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
С	RW PIN28			Set as output pin 28
-	-	Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: writing a '1' sets pin to output; writing a '0' has no effect
d	RW PIN29			Set as output pin 29
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output



Bit nui	mber			31 3	30 2	29 2	28 2	7 2	26 2	25 2	24 2	23 2	22 2	21 2	20 1	19 1	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3	2	1 0	
Id			1	fε	e (d c	: b	оа	a Z	. Y	()	X V	٧١	νL	J	Г :	5	R	Q	Р	О	N	М	L	K	J	1	Н	G F	E	D	2	ВА	
Reset	0x0000000			0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C) (0) (0	0) (0	C	0	0	0 0	
ld F	RW Field	Value Id	Valu	ıe						D	esc	rip	tior	ı																				
		Set	1					W	rite	e: w	riti	ng a	a '1'	' se	ts p	in t	0 0	utį	put	wı	ritir	ng a	a '0	' ha	s no	o ef	fect	t						
e F	RW PIN30									Se	et a	is o	utp	ut p	oin :	30																		
		Input	0							R	eac	d: pi	in se	et a	s in	pu	t																	
		Output	1							R	eac	d: pi	in se	et a	s o	utp	ut																	
		Set	1							W	/rit	e: v	vriti	ing	a '1	' se	ts	pin	to	out	put	t; w	/rit	ing	a '0	' ha	s no	o e	ffec	t				
f F	RW PIN31									Se	et a	is o	utp	ut p	oin :	31																		
		Input	0							R	eac	d: pi	in se	et a	s in	put	t																	
		Output	1							R	eac	d: pi	in se	et a	s o	utp	ut																	
		Set	1							W	/rit	e: v	vriti	ing	a '1	' se	ts	pin	to	out	put	t; w	/rit	ing	a '0	' ha	s no	o e	ffec	t				

20.3.7 DIRCLR

Address offset: 0x51C DIR clear register

Read: reads value of DIR register.

Bit r	numbei	r		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				fedcbaZ \	Y XWVU T S R Q P O N M L K J I H G F E D C B A
Res	et 0x00	0000000		0 0 0 0 0 0 0	0 0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW F	Field	Value Id	Value	Description
Α	RW	PIN0			Set as input pin 0
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input; writing a '0' has no effect
В	RW	PIN1			Set as input pin 1
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input; writing a '0' has no effect
С	RW	PIN2			Set as input pin 2
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input; writing a '0' has no effect
D	RW	PIN3			Set as input pin 3
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input; writing a '0' has no effect
Е	RW	PIN4			Set as input pin 4
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input; writing a '0' has no effect
F	RW	PIN5			Set as input pin 5
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input; writing a '0' has no effect
G	RW	PIN6			Set as input pin 6
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input; writing a '0' has no effect
Н	RW	PIN7			Set as input pin 7
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input; writing a '0' has no effect
1	RW	PIN8			Set as input pin 8
			Input	0	Read: pin set as input



Bit r	number		31 30 29 2	8 27 2	26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			f e d	c b	a Z Y	XWVU T S R Q P O N M L K J I H G F E D C B A
Res	et 0x00000000		0 0 0 0	0 0	0 0 0	0000 000000000000000000000000
Id	RW Field	Value Id	Value			Description
		Output	1			Read: pin set as output
		Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
J	RW PIN9					Set as input pin 9
		Input	0			Read: pin set as input
		Output	1			Read: pin set as output
		Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
K	RW PIN10					Set as input pin 10
		Input	0			Read: pin set as input
		Output	1			Read: pin set as output
		Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
L	RW PIN11	land	0			Set as input pin 11
		Input	0			Read: pin set as input
		Output Clear	1			Read: pin set as output Write: writing a '1' sets pin to input; writing a '0' has no effect
М	RW PIN12	Cledi	1			Set as input pin 12
141	KW THATZ	Input	0			Read: pin set as input
		Output	1			Read: pin set as output
		Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
N	RW PIN13					Set as input pin 13
		Input	0			Read: pin set as input
		Output	1			Read: pin set as output
		Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
0	RW PIN14					Set as input pin 14
		Input	0			Read: pin set as input
		Output	1			Read: pin set as output
		Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
Р	RW PIN15					Set as input pin 15
		Input	0			Read: pin set as input
		Output	1			Read: pin set as output
0	DW DINIG	Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
Q	RW PIN16	Input	0			Set as input pin 16 Read: pin set as input
		Output	1			Read: pin set as niput
		Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
R	RW PIN17		_			Set as input pin 17
		Input	0			Read: pin set as input
		Output	1			Read: pin set as output
		Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
S	RW PIN18					Set as input pin 18
		Input	0			Read: pin set as input
		Output	1			Read: pin set as output
		Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
Т	RW PIN19					Set as input pin 19
		Input	0			Read: pin set as input
		Output	1			Read: pin set as output
		Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
U	RW PIN20		•			Set as input pin 20
		Input	0			Read: pin set as input
		Output	1			Read: pin set as output
1/	DW DINI24	Clear	1			Write: writing a '1' sets pin to input; writing a '0' has no effect
V	RW PIN21	Input	0			Set as input pin 21
		Input Output	1			Read: pin set as output
		Clear	1			Read: pin set as output Write: writing a '1' sets pin to input; writing a '0' has no effect
W	RW PIN22	cicai	1			Set as input pin 22
•						



Bit r	number		31 30	29	28 2	7 26	25	24	23 2	22 21	1 20	19	18	17	16 :	15 :	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
Id			f e	d	c l	b a	Z	Υ	Χ	w v	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	E I	D (В	A
Res	et 0x00000000		0 0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
Id	RW Field	Value Id	Value	9					Des	cript	ion																			
		Input	0						Rea	ıd: piı	n set	t as i	npı	ut																
		Output	1						Read	ıd: piı	n set	t as o	out	put																
		Clear	1						Writ	ite: w	ritin	ıg a '	1' s	sets	pin	to i	inp	out;	wri	itin	g a	'0' l	nas i	10 6	effe	ct				
Χ	RW PIN23								Set a	as in	put p	pin 2	23																	
		Input	0						Rea	ıd: pii	n set	t as i	npı	ut																
		Output	1						Rea	ıd: piı	n set	t as o	out	put																
		Clear	1						Writ	te: w	ritin	ıg a '	1' s	sets	pin	to i	inp	out;	wri	itin	g a	'0' l	nas i	10 6	effe	ct				
Υ	RW PIN24								Set a	as in	put p	pin 2	24																	
		Input	0						Rea	ıd: pii	n set	t as i	inp	ut																
		Output	1						Rea	ıd: piı	n set	t as c	out	put																
		Clear	1						Writ	te: w	ritin	ıg a '	1' s	sets	pin	to i	inp	out;	wri	itin	ıg a	'0' l	nas i	10 6	effe	ct				
Z	RW PIN25								Set a	as in	put p	pin 2	25																	
		Input	0						Read	ıd: pii	n set	t as i	inp	ut																
		Output	1						Read	ıd: piı	n set	t as c	out	put																
		Clear	1						Writ	te: w	ritin	ıg a '	1' s	sets	pin	to i	inp	out;	wri	itin	g a	'0' l	nas i	10 6	effe	ct				
а	RW PIN26								Set a	as in	put p	pin 2	26																	
		Input	0						Read	ıd: pii	n set	t as i	inp	ut																
		Output	1						Read	ıd: piı	n set	t as c	out	put																
		Clear	1						Writ	te: w	ritin	ıg a '	1' s	sets	pin	to i	inp	out;	wri	itin	g a	'0' l	nas i	10 6	effe	ct				
b	RW PIN27								Set a	as in	put p	pin 2	27																	
		Input	0						Read	ıd: pii	n set	t as i	inp	ut																
		Output	1						Rea	ıd: piı	n set	t as c	out	put																
		Clear	1						Writ	te: w	ritin	ıg a '	1' s	sets	pin	to i	inp	out;	wri	itin	g a	'0' l	nas i	no e	effe	ct				
С	RW PIN28								Set a	as in	put p	pin 2	28																	
		Input	0						Read	ıd: pii	n set	t as i	inp	ut																
		Output	1						Read	ıd: piı	n set	t as c	out	put																
		Clear	1						Writ	te: w	ritin	ıg a '	1' s	sets	pin	to i	inp	out;	wri	itin	g a	'0' l	nas i	10 6	effe	ct				
d	RW PIN29								Set a	as in	put p	pin 2	29																	
		Input	0						Read	ıd: pii	n set	t as i	inp	ut																
		Output	1						Read	ıd: piı	n set	t as c	out	put																
		Clear	1						Writ	ite: w	ritin	ıg a '	1' s	sets	pin	to i	inp	out;	wri	itin	g a	'0' l	nas i	10 6	effe	ct				
е	RW PIN30								Set a	as in	put p	pin 3	30																	
		Input	0						Read	ıd: pii	n set	t as i	inp	ut																
		Output	1						Rea	ıd: piı	n set	t as c	out	put																
		Clear	1						Writ	te: w	ritin	ıg a '	1' s	sets	pin	to i	inp	out;	wri	itin	g a	'0' l	nas i	10 6	effe	ct				
f	RW PIN31								Set	as in	put p	pin 3	31																	
		Input	0						Read	ıd: piı	n set	t as i	npı	ut																
		Output	1						Read	ıd: piı	n set	t as o	out	put																
		Clear	1						Writ	ite: w	ritin	ıg a '	1' s	sets	pin	to	inp	out;	wri	itin	g a	'0' l	nas i	10 6	effe	ct				

20.3.8 LATCH

Address offset: 0x520

Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers

Bitı	number		31	1 30	29	28	3 27	26	25	24	23	22	21 20	19	9 18	17	16	15	14	13	12 :	11 1	0 9	8 (7	6	5	4	3	2	1 0
Id			f	е	d	С	b	а	Z	Υ	Х	W	V U	Т	S	R	Q	Р	О	N	M	LI	< J	- 1	Н	G	F	Ε	D	С	ВА
Res	et 0x00000000		0	0	0	0	0	0	0	0	(0 0	0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	alue	:						De	scri	ption																		
Α	RW PINO										Sta	tus	on w	het	her	PIN	0 h	as m	et	crite	eria	set	in P	IN_	CNF	0.51	ENS	Ε			
											reg	iste	r. Wr	ite	'1' t	o cl	ear														
		NotLatched	0								Cri	teria	a has	not	be	en n	net														
		Latched	1								Cri	teria	a has	bee	en n	net															
В	RW PIN1										Sta	tus	on w	het	her	PIN	1 h	as m	et	crite	eria	set	in P	IN_	CNF	1.SI	ENS	Ε			
											reg	iste	r. Wr	ite	'1' t	o cl	ear														



Bit r	iumbe	er		31 30	29 28 2	7 26	25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				f e	d c l	о а	Z Y	XWVUTSRQ PONMLKJIHGFEDCBA
Res	et 0x0	0000000		0 0	0 0 0	0 0	0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value				Description
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
С	RW	PIN2						Status on whether PIN2 has met criteria set in PIN_CNF2.SENSE
								register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
D	RW	PIN3						Status on whether PIN3 has met criteria set in PIN_CNF3.SENSE
								register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
E	RW	PIN4						Status on whether PIN4 has met criteria set in PIN_CNF4.SENSE
								register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
F	RW	PIN5						Status on whether PIN5 has met criteria set in PIN_CNF5.SENSE
								register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
G	RW	PIN6						Status on whether PIN6 has met criteria set in PIN_CNF6.SENSE
								register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
Н	RW	PIN7						Status on whether PIN7 has met criteria set in PIN_CNF7.SENSE
								register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
1	RW	PIN8						Status on whether PIN8 has met criteria set in PIN_CNF8.SENSE
								register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
J	RW	PIN9						Status on whether PIN9 has met criteria set in PIN_CNF9.SENSE
								register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
K	RW	PIN10						Status on whether PIN10 has met criteria set in
								PIN_CNF10.SENSE register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
L	RW	PIN11						Status on whether PIN11 has met criteria set in
								PIN_CNF11.SENSE register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
М	RW	PIN12						Status on whether PIN12 has met criteria set in
								PIN_CNF12.SENSE register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
N	RW	PIN13						Status on whether PIN13 has met criteria set in
								PIN_CNF13.SENSE register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met
0	RW	PIN14						Status on whether PIN14 has met criteria set in
								PIN_CNF14.SENSE register. Write '1' to clear.
			NotLatched	0				Criteria has not been met
			Latched	1				Criteria has been met



Bit r	number		31 30 :	29 28	27 2 6	5 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8 7	7 6	5 4	3 2	1 0
Id							/ X W V U T S R Q P O N M L K J					: B A
	et 0x00000000						0 0 0 0 0 0 0 0 0 0 0 0 0 0					0 0
Id			Value				Description					
Р	RW PIN15						Status on whether PIN15 has met criteria set in					
							PIN_CNF15.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					
	Lato	ched	1				Criteria has been met					
Q	RW PIN16						Status on whether PIN16 has met criteria set in					
							PIN_CNF16.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					
	Lato	ched	1				Criteria has been met					
R	RW PIN17						Status on whether PIN17 has met criteria set in					
							PIN_CNF17.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					
	Lato	ched	1				Criteria has been met					
S	RW PIN18						Status on whether PIN18 has met criteria set in					
							PIN_CNF18.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					
	Lato	ched	1				Criteria has been met					
Т	RW PIN19						Status on whether PIN19 has met criteria set in					
							PIN_CNF19.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					
		ched	1				Criteria has been met					
U	RW PIN20						Status on whether PIN20 has met criteria set in					
							PIN_CNF20.SENSE register. Write '1' to clear.					
			0				Criteria has not been met					
		ched	1				Criteria has been met					
V	RW PIN21						Status on whether PIN21 has met criteria set in					
	N-Al		•				PIN_CNF21.SENSE register. Write '1' to clear.					
			0				Criteria has not been met					
W	RW PIN22	Lileu	1				Criteria has been met Status on whether PIN22 has met criteria set in					
VV	NVV PINZZ						PIN_CNF22.SENSE register. Write '1' to clear.					
	Not	Latched	0				Criteria has not been met					
			1				Criteria has been met					
Х	RW PIN23	cu	•				Status on whether PIN23 has met criteria set in					
^	11123						PIN_CNF23.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					
			1				Criteria has been met					
Υ	RW PIN24						Status on whether PIN24 has met criteria set in					
							PIN_CNF24.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					
	Lato	ched	1				Criteria has been met					
Z	RW PIN25						Status on whether PIN25 has met criteria set in					
							PIN_CNF25.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					
	Lato	ched	1				Criteria has been met					
а	RW PIN26						Status on whether PIN26 has met criteria set in					
							PIN_CNF26.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					
	Lato	ched	1				Criteria has been met					
b	RW PIN27						Status on whether PIN27 has met criteria set in					
							PIN_CNF27.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					
	Lato	ched	1				Criteria has been met					
С	RW PIN28						Status on whether PIN28 has met criteria set in					
			_				PIN_CNF28.SENSE register. Write '1' to clear.					
	Noti	Latched	0				Criteria has not been met					



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id		fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value Description
	Latched	1 Criteria has been met
d RW PIN29		Status on whether PIN29 has met criteria set in
		PIN_CNF29.SENSE register. Write '1' to clear.
	NotLatched	0 Criteria has not been met
	Latched	1 Criteria has been met
e RW PIN30		Status on whether PIN30 has met criteria set in
		PIN_CNF30.SENSE register. Write '1' to clear.
	NotLatched	0 Criteria has not been met
	Latched	1 Criteria has been met
f RW PIN31		Status on whether PIN31 has met criteria set in
		PIN_CNF31.SENSE register. Write '1' to clear.
	NotLatched	0 Criteria has not been met
	Latched	1 Criteria has been met

20.3.9 DETECTMODE

Address offset: 0x524

Select between default DETECT signal behaviour and LDETECT mode

Bit	number		31	1 30	29	28	27	26	25	24	23 :	22 2	21 2	0 1	9 1	3 17	7 16	15	14	13	12 1	1 10	9	8	7	6	5	4	3 2	2 1	1 0
Id																															Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0 0
Id	RW Field	Value Id	Va	alue							Des	crip	tio	n																	
Α	RW DETECTMODE										Sele	ect k	oetv	vee	n de	fau	lt Di	ETE	CT s	igna	al be	hav	oui	and	d LD	ETE	СТ				
											mo	de																			
		Default	0								DET	ECT	dir ط	ectl	ly co	nne	ecte	d to	PII	N DE	TEC	T sig	nal	S							
		LDETECT	1								Use	the	lat	che	d LE	ETE	CT	beh	avio	our											

20.3.10 PIN_CNF[0]

Address offset: 0x700

Configuration of GPIO pins

		•		
Bit	number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				E E DDD CCBA
Res	et 0x00000002		0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id	RW Field	Value Id	Value	Description
Α	RW DIR			Pin direction. Same physical register as DIR register
		Input	0	Configure pin as an input pin
		Output	1	Configure pin as an output pin
В	RW INPUT			Connect or disconnect input buffer
		Connect	0	Connect input buffer
		Disconnect	1	Disconnect input buffer
С	RW PULL			Pull configuration
		Disabled	0	No pull
		Pulldown	1	Pull down on pin
		Pullup	3	Pull up on pin
D	RW DRIVE			Drive configuration
		S0S1	0	Standard '0', standard '1'
		H0S1	1	High drive '0', standard '1'
		S0H1	2	Standard '0', high drive '1'
		H0H1	3	High drive '0', high 'drive '1"
		D0S1	4	Disconnect '0' standard '1' (normally used for wired-or
				connections)



Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		E E DDD C C B A
Reset 0x00000002	0 0 0 0 0 0 0	0 0000000000000000000000000000000000000
ld RW Field Value Id	Value	Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
		connections)
S0D1	6	Standard '0'. disconnect '1' (normally used for wired-and
		connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
		connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

20.3.11 PIN_CNF[1]

Address offset: 0x704

Configuration of GPIO pins

Bit r	umb	er		31	30 2	29 28	3 27	26	25 2	4 23	22 2	21 20	0 19	18	17	16	15 1	14 1	3 12	11	10	9	3 7	6	5	4	3	2	1 (
Id															Ε	Ε					D	D I)				С	С	ВА
Rese	et Ox	00000002		0	0	0 0	0	0	0 (0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0 0	0	0	0	0	0	1 (
Id	RW	Field	Value Id	Va	lue					De	escrip	tion	1																
Α	RW	DIR								Pin	n dire	ctio	n. Sa	ame	e ph	ysic	al re	gist	er as	DIF	≀ reg	iste	r						
			Input	0						Co	nfigu	ıre p	in a	s ar	inp	ut	oin												
			Output	1						Co	nfigu	ıre p	in a	s ar	out	tpu	t pin												
В	RW	INPUT								Co	nnec	t or	disc	onr	nect	inp	ut b	uffe	r										
			Connect	0						Со	nnec	t inp	out k	ouff	er														
			Disconnect	1						Dis	sconi	nect	inpu	ut b	uffe	r													
С	RW	PULL								Pul	II cor	nfigu	ırati	on															
			Disabled	0						No	pull																		
			Pulldown	1						Pul	ll do	wn c	n pi	n															
			Pullup	3						Pul	ll up	on p	oin																
D	RW	DRIVE								Dri	ive c	onfig	gura	tior	1														
			S0S1	0						Sta	anda	rd '0	', sta	and	ard	'1'													
			H0S1	1						Hig	gh dr	ive '	0', s	tan	darc	1'1'													
			S0H1	2						Sta	anda	rd '0	', hi	gh c	drive	'1'													
			H0H1	3						Hig	gh dr	ive '	0', h	igh	'dri	ve '	1''												
			DOS1	4						Dis	sconi	nect	'0' s	tan	dard	d '1'	(no	rma	lly us	sed	for v	vire	d-or						
										coı	nnec	tion	s)																
			D0H1	5						Dis	sconi	nect	'0',	high	n dri	ve '	1' (n	orm	ally	use	d for	wir	ed-c	r					
										coı	nnec	tion	s)																
			SOD1	6						Sta	anda	rd '0	'. dis	1002	nne	ct '1	.' (nc	orma	illy u	sed	for	wire	d-ar	d					
										coı	nnec	tion	s)																
			H0D1	7						Hig	gh dr	ive '	0', d	isco	nne	ect '	1' (n	orm	ally	use	d for	wir	ed-a	nd					
										coı	nnec	tion	s)																
E	RW	SENSE								Pin	n sen	sing	med	chai	nism	1													
			Disabled	0						Dis	sable	d																	
			High	2						Sei	nse f	or h	igh l	eve	1														
			Low	3						Sei	nse f	or lo	w le	evel															

20.3.12 PIN_CNF[2]

Address offset: 0x708 Configuration of GPIO pins



Bit r	umber			31 30	29 28	27 26	25 24	23 2	2 21 20	0 19 1	8 17	16	15 :	14 13	12	11 10	9	8	7	6 5	5 4	- 3	2	1 0
Id											Ε	Ε				D	D	D				С	С	ВА
Rese	et 0x000000	002		0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0	0	0 0	0	0 0	0	0	0	0 () 0	0	0	1 0
ld	RW Field		Value Id	Value				Desc	ription	1														
Α	RW DIR							Pin d	irectio	n. Sam	e ph	ıysic	al re	giste	r as I	DIR re	gist	er						
			Input	0				Conf	igure p	oin as a	n inp	out p	oin											
			Output	1				Conf	igure p	oin as a	n ou	tput	t pin	ı										
В	RW INPU	ΙT						Conr	ect or	discon	nect	inp	ut b	uffer										
			Connect	0				Conr	ect inp	out buf	fer													
			Disconnect	1				Disco	nnect	input l	ouffe	er												
С	RW PULL							Pull	configu	ıration														
			Disabled	0				No p	ull															
			Pulldown	1				Pull	down c	on pin														
			Pullup	3				Pull	ıp on p	oin														
D	RW DRIV	E						Drive	config	guratio	n													
			S0S1	0				Stan	dard '0)', stand	dard	'1'												
			H0S1	1				High	drive '	0', star	dar	d '1'												
			SOH1	2				Stan	dard '0)', high	drive	e '1'												
			H0H1	3				High	drive '	0', high	dri 'dri	ive ':	1''											
			DOS1	4				Disco	nnect	'0' star	ndar	d '1'	(no	rmall	y use	ed for	wir	ed-c	r					
								conn	ection	s)														
			D0H1	5				Disco	nnect	'0', hig	h dr	ive '	1' (n	orma	ally u	sed f	or w	ired	-or					
								conn	ection	s)														
			SOD1	6				Stan	dard '0)'. disco	nne	ct '1	.' (nc	ormal	ly us	ed fo	r wir	ed-	and					
									ection	•														
			H0D1	7				High	drive '	0', disc	onne	ect '	1' (n	orma	ally u	sed f	or w	ired	-and	d				
								conn	ection	s)														
Ε	RW SENS	iΕ						Pin s	ensing	mecha	nisn	n												
			Disabled	0				Disal	oled															
			High	2						igh leve														
			Low	3				Sens	e for lo	w leve	I													

20.3.13 PIN_CNF[3]

Address offset: 0x70C Configuration of GPIO pins

Bit r	numb	oer			31	30	29	28	27	26	25 :	24 :	23 2	2 2	1 20	0 1	9 1	8 1	7 1	6 1	15 1	4	13	12	11	10	9	8 7	' 6	5	4	3	2	1 (
Id																		E	Ε Ε							D	D	D				С	С	В
Res	et Ox	000	000002		0	0	0	0	0	0	0	0	0 0) (0) (0) () ()	0	0	0	0	0	0	0	0 (0	0	0	0	0	1 (
Id	RW	/ Fi	eld	Value Id	Va	lue						- 1	Desc	rip	tior	1																		
Α	RW	/ [DIR										Pin d	lire	ctio	n. S	Sam	e p	hys	ica	l re	gis	ter	as	DIR	reg	ste	r						
				Input	0							(Conf	igu	re p	oin a	as a	n ir	ıpu	t pi	in													
				Output	1							(Conf	igu	re p	in a	as a	n o	utp	ut	pin													
В	RW	/ I	NPUT									-	Conr	nec	t or	dis	con	nec	t in	pu	ıt b	uff	er											
				Connect	0							(Conr	nec	t inp	out	buf	fer																
				Disconnect	1							- 1	Disco	onn	ect	inp	ut l	ouf	fer															
С	RW	/ F	PULL									-	Pull	con	figu	ırat	ion																	
				Disabled	0							- 1	No р	ull																				
				Pulldown	1							- 1	Pull	dov	vn c	n p	oin																	
				Pullup	3							ı	Pull ເ	ир (on p	oin																		
D	RW	/ [DRIVE									-	Drive	e cc	nfig	gur	atio	n																
				S0S1	0							:	Stan	dar	d '0	', st	tano	dar	d '1															
				H0S1	1							-	High	dri	ve '	0',	star	ıda	rd '	1'														
				S0H1	2							:	Stan	dar	d '0	', h	igh	driv	ve '	1'														
				H0H1	3							- 1	High	dri	ve '	0',	high	'd	rive	'1	"													
				D0S1	4							- 1	Disco	onn	ect	'0'	staı	nda	rd '	1'	(no	rm	ally	us	ed f	or v	/ire	d-oı						
													conn	ect	ion	s)																		



Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		E E DDD C C B A
Reset 0x00000002	0 0 0 0 0 0 0	0 0000000000000000000000000000000000000
Id RW Field Value Id	Value	Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
		connections)
S0D1	6	Standard '0'. disconnect '1' (normally used for wired-and
		connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
		connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

20.3.14 PIN_CNF[4]

Address offset: 0x710 Configuration of GPIO pins

Bit n	umber			31 30	29	28 2	7 26	25 2	4 23	22 21	L 20	19	18	17 1	16 1	15 1	4 13	3 12	11 1	0 9	8	7	6	5 4	4 3	2	1	0
Id														Ε	Е				[D D	D				С	С	В	Α
Rese	et 0x000	000002		0 0	0	0 (0 0	0 0	0	0 0	0	0	0	0	0	0 0	0	0	0 (0	0	0	0	0 (0 0	0	1	0
Id	RW Fi	eld	Value Id	Value	•				De	escript	ion																	
Α	RW E	DIR							Pir	n direc	tior	ո. Sar	ne	phy	sica	al reg	giste	r as	DIRı	egis	ter							
			Input	0					Со	nfigur	e pi	in as	an i	inpu	ıt pi	in												
			Output	1					Со	nfigur	e pi	in as	an d	outp	out	pin												
В	RW I	NPUT							Со	nnect	or c	disco	nne	ct i	npu	ıt bu	ffer											
			Connect	0					Со	nnect	inp	ut bu	iffe	r														
			Disconnect	1					Dis	sconne	ect i	input	bu	ffer														
С	RW F	PULL							Pu	ıll conf	igur	ratio	า															
			Disabled	0					No	pull																		
			Pulldown	1					Pu	ıll dow	n o	n pin																
			Pullup	3					Pu	ıll up o	n pi	in																
D	RW D	DRIVE							Dri	ive co	nfig	urati	on															
			S0S1	0					Sta	andard	'0' t	, star	ıda	rd '1	1'													
			H0S1	1					Hig	gh driv	/e 'C)', sta	nda	ard	'1'													
			S0H1	2					Sta	andard	'0' t	, high	dr	ive '	'1'													
			H0H1	3					Hig	gh driv	/e 'C)', hig	h 'd	drive	e '1	"												
			DOS1	4					Dis	sconne	ect '	'0' sta	nd	ard	'1'	(nor	mal	ly us	ed fo	r wi	ired-	or						
									co	nnecti	ons	5)																
			D0H1	5					Dis	sconne	ect '	'0', hi	gh	driv	e '1	L' (no	orma	ally u	ısed	for v	wire	d-or						
									co	nnecti	ons	s)																
			SOD1	6					Sta	andard	'0' t	. disc	onr	nect	'1'	(no	rma	lly us	ed f	or w	ired	-and	ı					
									co	nnecti	ons	s)																
			H0D1	7					Hig	gh driv	/e '0)', dis	cor	nec	ct '1	L' (no	orma	ally ι	ısed	for v	wire	d-an	d					
									co	nnecti	ons	s)																
E	RW S	SENSE							Pir	n sensi	ing ı	mech	ani	ism														
			Disabled	0					Dis	sabled																		
			High	2					Sei	nse fo	r hig	gh le	/el															
			Low	3					Sei	nse fo	r lo	w lev	el															

20.3.15 PIN_CNF[5]

Address offset: 0x714 Configuration of GPIO pins



Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			E E D D D C C B A
Reset 0x00000002		0 0 0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Id RW Field	Value Id	Value	Description
A RW DIR			Pin direction. Same physical register as DIR register
	Input	0	Configure pin as an input pin
	Output	1	Configure pin as an output pin
B RW INPUT			Connect or disconnect input buffer
	Connect	0	Connect input buffer
	Disconnect	1	Disconnect input buffer
C RW PULL			Pull configuration
	Disabled	0	No pull
	Pulldown	1	Pull down on pin
	Pullup	3	Pull up on pin
D RW DRIVE			Drive configuration
	S0S1	0	Standard '0', standard '1'
	H0S1	1	High drive '0', standard '1'
	SOH1	2	Standard '0', high drive '1'
	H0H1	3	High drive '0', high 'drive '1''
	D0S1	4	Disconnect '0' standard '1' (normally used for wired-or
			connections)
	D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
			connections)
	SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and
			connections)
	H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
			connections)
E RW SENSE			Pin sensing mechanism
	Disabled	0	Disabled
	High	2	Sense for high level
	Low	3	Sense for low level

20.3.16 PIN_CNF[6]

Address offset: 0x718 Configuration of GPIO pins

umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
annae.		01 00 23 20 27 20 23 2	E E DDD CCB/
et 0x00000002		0 0 0 0 0 0 0 0	
RW Field	Value Id	Value	Description
	value id	value	•
RW DIR			Pin direction. Same physical register as DIR register
	Input	0	Configure pin as an input pin
	Output	1	Configure pin as an output pin
RW INPUT			Connect or disconnect input buffer
	Connect	0	Connect input buffer
	Disconnect	1	Disconnect input buffer
RW PULL			Pull configuration
	Disabled	0	No pull
	Pulldown	1	Pull down on pin
	Pullup	3	Pull up on pin
RW DRIVE			Drive configuration
	S0S1	0	Standard '0', standard '1'
	H0S1	1	High drive '0', standard '1'
	S0H1	2	Standard '0', high drive '1'
	H0H1	3	High drive '0', high 'drive '1''
	DOS1	4	Disconnect '0' standard '1' (normally used for wired-or
			connections)
RW DRIVE	Pulldown Pullup S0S1 H0S1 S0H1 H0H1	1 3 0 1 2 3	Pull down on pin Pull up on pin Drive configuration Standard '0', standard '1' High drive '0', standard '1' Standard '0', high drive '1' High drive '0', high 'drive '1'' Disconnect '0' standard '1' (normally used for wired-or



Bit	number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5	4	3	2 1	0
Id				E E DDD			C (СВ	Α
Res	et 0x00000002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	0) 1	0
Id	RW Field	Value Id	Value	Description					
		D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or					
				connections)					
		SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and					
				connections)					
		H0D1	7	High drive '0', disconnect '1' (normally used for wired-and					
				connections)					
Ε	RW SENSE			Pin sensing mechanism					
		Disabled	0	Disabled					
		High	2	Sense for high level					
		Low	3	Sense for low level					

20.3.17 PIN_CNF[7]

Address offset: 0x71C Configuration of GPIO pins

Bit r	umber			31	30 2	29 28	3 27	26 2	25 24	4 23	22 2	1 20) 19	18	17	16	15 1	4 1	3 12	11	10	9	8 7	' 6	5 5	5 4	3	2	1 (
Id															Ε	Ε					D	D	D				С	С	В
Rese	et 0x0000	0002		0	0	0 0	0	0	0 0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0 () (0	0	0	0	1 (
Id	RW Field	d	Value Id	Va	lue					De	scrip	tion	,																
Α	RW DIF	R								Pin	n dire	ctio	n. Sa	me	phy	ysic	al re	giste	er as	DIF	≀ reg	iste	r						
			Input	0						Co	nfigu	re p	in as	s an	inp	ut p	oin												
			Output	1						Co	nfigu	re p	in as	s an	out	put	pin												
В	RW INF	PUT								Co	nnec	t or	disc	onn	ect	inp	ut b	uffe	r										
			Connect	0						Co	nnec	t inp	out b	ouff	er														
			Disconnect	1						Dis	sconi	ect	inpu	ıt bı	uffe	r													
С	RW PU	ILL								Pul	II cor	figu	ratio	on															
			Disabled	0						No	pull																		
			Pulldown	1						Pul	II do	vn c	n pi	n															
			Pullup	3						Pul	ll up	on p	oin																
D	RW DR	RIVE								Dri	ive c	onfig	gurat	tion	1														
			S0S1	0						Sta	anda	d '0	', sta	anda	ard '	'1'													
			H0S1	1						Hig	gh dr	ive '	0', st	tano	dard	'1'													
			S0H1	2						Sta	anda	d '0	', hig	gh d	lrive	'1'													
			H0H1	3						Hig	gh dr	ive '	0', h	igh	'dri\	/e ':	۱"												
			DOS1	4						Dis	scon	ect	'0' s	tan	darc	i '1'	(no	rma	ly us	sed	for v	wire	d-or						
										cor	nnec	tion	s)																
			D0H1	5						Dis	scon	ect	'0', ł	nigh	dri	ve '	1' (n	orm	ally	use	d for	ıiw r	red-	or					
										cor	nnec	tion	s)																
			SOD1	6						Sta	anda	d '0	'. dis	cor	nnec	t '1	' (no	rma	lly u	sed	for	wire	ed-a	nd					
										cor	nnec	tion	s)																
			H0D1	7						Hig	gh dr	ive '	0', d	isco	nne	ct '	1' (n	orm	ally	use	d for	ıiw r	red-	and	l				
										cor	nnec	tion	s)																
E	RW SE	NSE								Pin	n sen	sing	med	har	nism	1													
			Disabled	0						Dis	sable	d																	
			High	2						Ser	nse f	or hi	igh le	eve	I														
			Low	3						Ser	nse f	or lo	w le	vel															

20.3.18 PIN_CNF[8]

Address offset: 0x720 Configuration of GPIO pins



Bit r	umber			31 30	29 28	27 26	25 24	23 2	2 21 20	0 19 1	8 17	16	15 :	14 13	12	11 10	9	8	7	6 5	5 4	- 3	2	1 0
Id											Ε	Ε				D	D	D				С	С	ВА
Rese	et 0x000000	002		0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0	0	0 0	0	0 0	0	0	0	0 () 0	0	0	1 0
ld	RW Field		Value Id	Value				Desc	ription	1														
Α	RW DIR							Pin d	irectio	n. Sam	e ph	ıysic	al re	giste	r as I	DIR re	gist	er						
			Input	0				Conf	igure p	oin as a	n inp	out p	oin											
			Output	1				Conf	igure p	oin as a	n ou	tput	t pin	ı										
В	RW INPU	ΙT						Conr	ect or	discon	nect	inp	ut b	uffer										
			Connect	0				Conr	ect inp	out buf	fer													
			Disconnect	1				Disco	nnect	input l	ouffe	er												
С	RW PULL							Pull	configu	ıration														
			Disabled	0				No p	ull															
			Pulldown	1				Pull	down c	on pin														
			Pullup	3				Pull	ıp on p	oin														
D	RW DRIV	E						Drive	config	guratio	n													
			S0S1	0				Stan	dard '0)', stand	dard	'1'												
			H0S1	1				High	drive '	0', star	dar	d '1'												
			SOH1	2				Stan	dard '0)', high	drive	e '1'												
			H0H1	3				High	drive '	0', high	dri 'dri	ive ':	1''											
			DOS1	4				Disco	nnect	'0' star	ndar	d '1'	(no	rmall	y use	ed for	wir	ed-c	r					
								conn	ection	s)														
			D0H1	5				Disco	nnect	'0', hig	h dr	ive '	1' (n	orma	ally u	sed f	or w	ired	-or					
								conn	ection	s)														
			SOD1	6				Stan	dard '0)'. disco	nne	ct '1	.' (nc	ormal	ly us	ed fo	r wir	ed-	and					
									ection	•														
			H0D1	7				High	drive '	0', disc	onne	ect '	1' (n	orma	ally u	sed f	or w	ired	-and	d				
								conn	ection	s)														
Ε	RW SENS	iΕ						Pin s	ensing	mecha	nisn	n												
			Disabled	0				Disal	oled															
			High	2						igh leve														
			Low	3				Sens	e for lo	w leve	I													

20.3.19 PIN_CNF[9]

Address offset: 0x724

Configuration of GPIO pins

Bit n	umb	oer			31	30	29	28	27 :	26 2	25 2	24 2	23 2:	2 21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	2	1	0
Id																		Ε	Ε						D	D	D				(С	В	Α
Rese	et Ox	000	00002		0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	1	0
Id	RW	/ Fie	eld	Value Id	Va	lue						ı	Desc	ript	ion																			
Α	RW	/ D	IR									F	Pin d	irec	tior	n. S	ame	e ph	ıysi	cal	reg	ste	r as	DII	R re	gist	er							
				Input	0							(Conf	igur	e pi	in a	s ar	inį	out	pin														
				Output	1							(Conf	igur	e pi	in a	s ar	ou	ιtρι	ıt pi	n													
В	RW	/ IN	NPUT									(Conn	ect	or	disc	onr	nect	in	out	buf	fer												
				Connect	0							(Conn	ect	inp	ut l	ouff	er																
				Disconnect	1							[Disco	nne	ect	inpı	ut b	uffe	er															
С	RW	/ P	ULL									F	Pull o	onf	igu	rati	on																	
				Disabled	0							1	Vo р	ull																				
				Pulldown	1							F	Pull o	wob	n o	n pi	n																	
				Pullup	3							F	ull u	ıp o	n p	in																		
D	RW	/ D	RIVE									[Drive	col	nfig	ura	tior	1																
				S0S1	0							9	Stan	dard	1 '0'	, sta	and	ard	'1'															
				HOS1	1							ŀ	High	driv	e '0)', s	tan	dar	d '1	'														
				S0H1	2							9	Stan	dard	1 '0'	, hi	gh c	driv	e '1	'														
				H0H1	3							ŀ	High	driv	re '0)', h	igh	'dri	ive	'1''														
				DOS1	4							[Disco	nne	ect '	'0' s	tan	dar	d '1	.' (n	orn	nall	y us	sed	for	wir	ed-c	r						
												(conn	ecti	ons	5)																		



Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Id			E E DDD C C B	Α
Reset 0x00000	002	0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	0
Id RW Field	Value Id	Value	Description	
	D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or	
			connections)	
	SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and	
			connections)	
	H0D1	7	High drive '0', disconnect '1' (normally used for wired-and	
			connections)	
E RW SENS	E		Pin sensing mechanism	
	Disabled	0	Disabled	
	High	2	Sense for high level	
	Low	3	Sense for low level	

20.3.20 PIN_CNF[10]

Address offset: 0x728 Configuration of GPIO pins

Bit n	umbe	er		31	30 2	29 28	8 27	7 26	25 2	4 23	3 22	21 2	20	19 1	.8 1	17 1	16 1	15 14	4 13	12	11 1	10 !	9 8	7	6	5	4	3	2 1	L 0
Id																E I	Ε					D I) [ı				C (C E	3 A
Rese	et 0x0	0000002		0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 (0	0 0	0	0	0	0 (0	0	0	0	0	0 (0 1	0
Id	RW	Field	Value Id	Va	lue					De	escr	iptio	n																	
Α	RW	DIR								Pir	n di	recti	on.	San	ne p	ohys	sica	l reg	giste	r as	DIR	regi	ster							
			Input	0						Со	onfig	gure	pin	as a	n i	npu	ıt pi	in												
			Output	1						Со	onfig	gure	pin	as a	n c	outp	out	pin												
В	RW	INPUT								Со	onne	ect o	r di	iscor	nne	ct ir	npu	ıt bu	ffer											
			Connect	0						Co	onne	ect in	npu	t bu	ffe	r														
			Disconnect	1						Dis	sco	nnec	t in	put	but	ffer														
С	RW	PULL								Pu	ıll co	onfig	gura	ation	1															
			Disabled	0						No	o pu	Ш																		
			Pulldown	1						Pu	ıll d	own	on	pin																
			Pullup	3						Pu	ıll u	p on	pin	1																
D	RW	DRIVE								Dr	rive	conf	igu	ratio	on															
			S0S1	0						Sta	and	ard '	0',	stan	dar	rd '1	L'													
			H0S1	1						Hi	gh c	drive	'0',	, sta	nda	ard '	'1'													
			S0H1	2						Sta	and	ard '	0',	high	dri	ive '	1'													
			H0H1	3						Hi	gh c	drive	'0',	, hig	h 'c	drive	e '1	"												
			DOS1	4						Dis	sco	nnec	t '0)' sta	nda	ard	'1'	(nor	mall	y us	ed fo	or w	irec	-or						
										со	nne	ctio	ns)																	
			D0H1	5						Dis	sco	nnec	t '0)', hi	gh (drive	e '1	' (nc	rma	ally u	ised	for	wire	ed-o	r					
										со	nne	ctio	ns)																	
			SOD1	6						Sta	and	ard '	0'.	disc	onr	nect	'1'	(noı	rmal	ly us	ed f	or v	vire	d-an	d					
										со	nne	ctio	ns)																	
			H0D1	7						Hi	gh c	drive	'0',	, disc	con	nec	t '1	' (nc	rma	ally u	ısed	for	wire	d-a	nd					
										со	nne	ctio	ns)																	
E	RW	SENSE								Pir	n se	nsin	g m	nech	ani	sm														
			Disabled	0						Dis	sab	led																		
			High	2						Se	ense	for l	higl	h lev	el															
			Low	3						Se	ense	for I	low	leve	el															

20.3.21 PIN_CNF[11]

Address offset: 0x72C Configuration of GPIO pins



Bit r	umber			31 30	29 28	27 26	25 24	23 2	2 21 2	0 19 1	8 17	' 16	15	14 13	3 12	11 10	9	8	7	6 5	5 4	3	2	1 0
Id											Е	Ε				D	D	D				С	С	ВА
Rese	et 0x000000	002		0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0	0	0 0	0	0 0	0	0	0	0 () 0	0	0	1 0
ld	RW Field		Value Id	Value				Desc	ription	า														
Α	RW DIR							Pin d	lirectio	n. Sam	ie ph	nysic	al re	egiste	r as	DIR re	gist	er						
			Input	0				Conf	igure p	oin as a	n in	put p	pin											
			Output	1				Conf	igure p	oin as a	n ou	itput	t pin	1										
В	RW INPU	Т						Conr	nect or	discon	nect	t inp	ut b	uffer										
			Connect	0				Conr	nect inp	put buf	fer													
			Disconnect	1				Disco	onnect	input	buffe	er												
С	RW PULL							Pull	configu	uration														
			Disabled	0				No p	ull															
			Pulldown	1				Pull	down o	on pin														
			Pullup	3				Pull	up on p	oin														
D	RW DRIV	E						Drive	e config	guratio	n													
			SOS1	0				Stan	dard '0)', stand	dard	'1'												
			H0S1	1				High	drive '	'0', star	ndar	d '1'												
			S0H1	2				Stan	dard '0)', high	driv	e '1'												
			H0H1	3				High	drive '	'0', high	ı 'dri	ive ':	1''											
			DOS1	4				Disco	onnect	'0' sta	ndar	d '1'	' (no	rmall	ly us	ed for	wir	ed-c	r					
								conn	ection	ıs)														
			D0H1	5				Disco	onnect	'0', hig	h dr	ive '	1' (r	norma	ally u	sed f	or w	ired	-or					
								conn	ection	ıs)														
			SOD1	6				Stan	dard '0)'. disco	nne	ct '1	' (no	ormal	lly us	ed fo	r wir	ed-	and					
									ection	•														
			H0D1	7				High	drive '	0', disc	onn	ect '	1' (r	norma	ally u	sed f	or w	ired	-and	d				
								conn	ection	ıs)														
Ε	RW SENS	E						Pin s	ensing	mecha	nisr	n												
			Disabled	0				Disal	bled															
			High	2						igh lev														
			Low	3				Sens	e for lo	ow leve	el													

20.3.22 PIN_CNF[12]

Address offset: 0x730 Configuration of GPIO pins

	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	E E D D D C C B A
Reset 0x00000002 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id Value	Description
A RW DIR	Pin direction. Same physical register as DIR register
Input 0	Configure pin as an input pin
Output 1	Configure pin as an output pin
B RW INPUT	Connect or disconnect input buffer
Connect 0	Connect input buffer
Disconnect 1	Disconnect input buffer
C RW PULL	Pull configuration
Disabled 0	No pull
Pulldown 1	Pull down on pin
Pullup 3	Pull up on pin
D RW DRIVE	Drive configuration
S0S1 0	Standard '0', standard '1'
H0S1 1	High drive '0', standard '1'
S0H1 2	Standard '0', high drive '1'
H0H1 3	High drive '0', high 'drive '1"
D0S1 4	Disconnect '0' standard '1' (normally used for wired-or
	connections)



Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id		E E DDD C C	ВА
Reset 0x00000002	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0
Id RW Field Value Id	Value	Description	
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or	
		connections)	
SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and	
		connections)	
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and	
		connections)	
E RW SENSE		Pin sensing mechanism	
Disabled	0	Disabled	
High	2	Sense for high level	
Low	3	Sense for low level	

20.3.23 PIN_CNF[13]

Address offset: 0x734 Configuration of GPIO pins

D:+			24 20 20 20 27 26 25 2	04 22 22 24 20 40 40 47 46 45 44 42 42 44 40 0 0 7 6 5 4 2 2 4 0
	number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld _				E E D D D C C B A
	et 0x00000002			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW DIR			Pin direction. Same physical register as DIR register
		Input	0	Configure pin as an input pin
		Output	1	Configure pin as an output pin
В	RW INPUT			Connect or disconnect input buffer
		Connect	0	Connect input buffer
		Disconnect	1	Disconnect input buffer
С	RW PULL			Pull configuration
		Disabled	0	No pull
		Pulldown	1	Pull down on pin
		Pullup	3	Pull up on pin
D	RW DRIVE			Drive configuration
		S0S1	0	Standard '0', standard '1'
		H0S1	1	High drive '0', standard '1'
		S0H1	2	Standard '0', high drive '1'
		H0H1	3	High drive '0', high 'drive '1"
		DOS1	4	Disconnect '0' standard '1' (normally used for wired-or
				connections)
		D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
				connections)
		SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and
				connections)
		H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
				connections)
E	RW SENSE			Pin sensing mechanism
		Disabled	0	Disabled
		High	2	Sense for high level
		Low	3	Sense for low level

20.3.24 PIN_CNF[14]

Address offset: 0x738
Configuration of GPIO pins



Bit	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				E E DDD CCBA
Res	et 0x00000002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW DIR			Pin direction. Same physical register as DIR register
		Input	0	Configure pin as an input pin
		Output	1	Configure pin as an output pin
В	RW INPUT			Connect or disconnect input buffer
		Connect	0	Connect input buffer
		Disconnect	1	Disconnect input buffer
С	RW PULL			Pull configuration
		Disabled	0	No pull
		Pulldown	1	Pull down on pin
		Pullup	3	Pull up on pin
D	RW DRIVE			Drive configuration
		S0S1	0	Standard '0', standard '1'
		H0S1	1	High drive '0', standard '1'
		SOH1	2	Standard '0', high drive '1'
		H0H1	3	High drive '0', high 'drive '1"
		DOS1	4	Disconnect '0' standard '1' (normally used for wired-or
				connections)
		D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
				connections)
		SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and
				connections)
		H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
				connections)
Ε	RW SENSE			Pin sensing mechanism
		Disabled	0	Disabled
		High	2	Sense for high level
		Low	3	Sense for low level

20.3.25 PIN_CNF[15]

Address offset: 0x73C Configuration of GPIO pins

	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	E E D D D C C B A
Reset 0x00000002 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id Value	Description
A RW DIR	Pin direction. Same physical register as DIR register
Input 0	Configure pin as an input pin
Output 1	Configure pin as an output pin
B RW INPUT	Connect or disconnect input buffer
Connect 0	Connect input buffer
Disconnect 1	Disconnect input buffer
C RW PULL	Pull configuration
Disabled 0	No pull
Pulldown 1	Pull down on pin
Pullup 3	Pull up on pin
D RW DRIVE	Drive configuration
S0S1 0	Standard '0', standard '1'
H0S1 1	High drive '0', standard '1'
S0H1 2	Standard '0', high drive '1'
H0H1 3	High drive '0', high 'drive '1"
D0S1 4	Disconnect '0' standard '1' (normally used for wired-or
	connections)



Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		E E DDD C C B A
Reset 0x00000002	0 0 0 0 0 0 0	0 0000000000000000000000000000000000000
Id RW Field Value Id	Value	Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
		connections)
S0D1	6	Standard '0'. disconnect '1' (normally used for wired-and
		connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
		connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

20.3.26 PIN_CNF[16]

Address offset: 0x740 Configuration of GPIO pins

D:+			24 20 20 20 27 26 25 2	04 22 22 24 20 40 40 47 46 45 44 42 42 44 40 0 0 7 6 5 4 2 2 4 0
	number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld _				E E D D D C C B A
	et 0x00000002			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW DIR			Pin direction. Same physical register as DIR register
		Input	0	Configure pin as an input pin
		Output	1	Configure pin as an output pin
В	RW INPUT			Connect or disconnect input buffer
		Connect	0	Connect input buffer
		Disconnect	1	Disconnect input buffer
С	RW PULL			Pull configuration
		Disabled	0	No pull
		Pulldown	1	Pull down on pin
		Pullup	3	Pull up on pin
D	RW DRIVE			Drive configuration
		S0S1	0	Standard '0', standard '1'
		H0S1	1	High drive '0', standard '1'
		S0H1	2	Standard '0', high drive '1'
		H0H1	3	High drive '0', high 'drive '1"
		DOS1	4	Disconnect '0' standard '1' (normally used for wired-or
				connections)
		D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
				connections)
		SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and
				connections)
		H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
				connections)
E	RW SENSE			Pin sensing mechanism
		Disabled	0	Disabled
		High	2	Sense for high level
		Low	3	Sense for low level

20.3.27 PIN_CNF[17]

Address offset: 0x744

Configuration of GPIO pins



Bit r	umber			31 30	29 28	27 26	25 24	23 2	2 21 20	0 19 1	8 17	16	15 :	14 13	12	11 10	9	8	7	6 5	5 4	- 3	2	1 0
Id											Ε	Ε				D	D	D				С	С	ВА
Rese	et 0x000000	002		0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0	0	0 0	0	0 0	0	0	0	0 () 0	0	0	1 0
ld	RW Field		Value Id	Value				Desc	ription	1														
Α	RW DIR							Pin d	irectio	n. Sam	e ph	ıysic	al re	giste	r as I	DIR re	gist	er						
			Input	0				Conf	igure p	oin as a	n inp	out p	oin											
			Output	1				Conf	igure p	oin as a	n ou	tput	t pin	ı										
В	RW INPU	ΙΤ						Conr	ect or	discon	nect	inp	ut b	uffer										
			Connect	0				Conr	ect inp	out buf	fer													
			Disconnect	1				Disco	nnect	input l	ouffe	er												
С	RW PULL							Pull	configu	ıration														
			Disabled	0				No p	ull															
			Pulldown	1				Pull	down c	on pin														
			Pullup	3				Pull	ıp on p	oin														
D	RW DRIV	E						Drive	config	guratio	n													
			S0S1	0				Stan	dard '0)', stand	dard	'1'												
			H0S1	1				High	drive '	0', star	dar	d '1'												
			SOH1	2				Stan	dard '0)', high	drive	e '1'												
			H0H1	3				High	drive '	0', high	dri 'dri	ive ':	1''											
			DOS1	4				Disco	nnect	'0' star	ndar	d '1'	(no	rmall	y use	ed for	wir	ed-c	r					
								conn	ection	s)														
			D0H1	5				Disco	nnect	'0', hig	h dr	ive '	1' (n	orma	ally u	sed f	or w	ired	-or					
								conn	ection	s)														
			SOD1	6				Stan	dard '0)'. disco	nne	ct '1	.' (nc	ormal	ly us	ed fo	r wir	ed-	and					
									ection	•														
			H0D1	7				High	drive '	0', disc	onne	ect '	1' (n	orma	ally u	sed f	or w	ired	-and	d				
								conn	ection	s)														
Ε	RW SENS	iΕ						Pin s	ensing	mecha	nisn	n												
			Disabled	0				Disal	oled															
			High	2						igh leve														
			Low	3				Sens	e for lo	w leve	I													

20.3.28 PIN_CNF[18]

Address offset: 0x748
Configuration of GPIO pins

Bit r	numbe	er		31	30	29	28 2	27 2	26 2	25 2	24 2	23 2	2 21	. 20	19	18	17	16	15	14 1	.3 12	2 11	10	9	8	7	6	5 4	3	2	1 0
Id																	Ε	Ε					D	D	D				С	С	ВА
Rese	et OxC	00000002		0	0	0	0	0	0 (0	0	0 (0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	1 0
Id	RW	Field	Value Id	Va	lue							esc	ript	ion																	
Α	RW	DIR									F	in d	lirec	tion	ı. Sa	me	phy	/sic	al re	gist	er a	s DII	R re	gist	er						
			Input	0							C	Conf	igur	e pi	n as	an	inp	ut p	oin												
			Output	1							C	Conf	igur	e pi	n as	an	out	put	pin												
В	RW	INPUT									C	Conr	nect	or c	lisco	nn	ect	inp	ut b	uffe	r										
			Connect	0							C	Conr	nect	inpı	ut b	uffe	er														
			Disconnect	1							0	Disco	onne	ect i	npu	t bu	ıffe	r													
С	RW	PULL									F	ull	conf	igur	atio	n															
			Disabled	0							N	lo p	ull																		
			Pulldown	1							F	ull	dow	n or	n pir	1															
			Pullup	3							F	ull	up o	n pi	n																
D	RW	DRIVE									0	Prive	e coi	nfigu	urat	ion															
			S0S1	0							S	tan	darc	l '0',	sta	nda	rd '	1'													
			H0S1	1							F	ligh	driv	e '0	', st	and	lard	'1'													
			SOH1	2							S	tan	dard	l '0',	hig	h d	rive	'1'													
			H0H1	3							H	ligh	driv	e '0	', hi	gh '	driv	/e '1	L''												
			DOS1	4							0	Disco	onne	ct '	0' st	and	larc	l '1'	(no	rma	lly u	ised	for	wir	ed-c	or					
											c	onr	ecti	ons)																



Bit	number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5	4	3	2 1	0
Id				E E DDD			C (СВ	Α
Res	et 0x00000002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	0) 1	0
Id	RW Field	Value Id	Value	Description					
		D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or					
				connections)					
		SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and					
				connections)					
		H0D1	7	High drive '0', disconnect '1' (normally used for wired-and					
				connections)					
Ε	RW SENSE			Pin sensing mechanism					
		Disabled	0	Disabled					
		High	2	Sense for high level					
		Low	3	Sense for low level					

20.3.29 PIN_CNF[19]

Address offset: 0x74C Configuration of GPIO pins

Bit r	umb	er		31	30 2	29 28	3 27	26	25 2	4 23	22 2	21 20	0 19	18	17	16	15 1	14 1	3 12	11	10	9	3 7	6	5	4	3	2	1 (
Id															Ε	Ε					D	D I)				С	С	ВА
Rese	et Ox	00000002		0	0	0 0	0	0	0 (0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0 0	0	0	0	0	0	1 (
Id	RW	Field	Value Id	Va	lue					De	escrip	tion	1																
Α	RW	DIR								Pin	n dire	ctio	n. Sa	ame	e ph	ysic	al re	gist	er as	DIF	≀ reg	iste	r						
			Input	0						Co	nfigu	ıre p	in a	s ar	inp	ut	oin												
			Output	1						Co	nfigu	ıre p	in a	s ar	out	tpu	t pin												
В	RW	INPUT								Co	nnec	t or	disc	onr	nect	inp	ut b	uffe	r										
			Connect	0						Co	nned	t inp	out k	ouff	er														
			Disconnect	1						Dis	sconi	nect	inpu	ut b	uffe	r													
С	RW	PULL								Pul	II cor	nfigu	ırati	on															
			Disabled	0						No	pull																		
			Pulldown	1						Pul	ll do	wn c	n pi	n															
			Pullup	3						Pul	ll up	on p	oin																
D	RW	DRIVE								Dri	ive c	onfig	gura	tior	1														
			S0S1	0						Sta	anda	rd '0	', sta	and	ard	'1'													
			H0S1	1						Hig	gh dr	ive '	0', s	tan	darc	1'1'													
			S0H1	2						Sta	anda	rd '0	', hi	gh c	drive	'1'													
			H0H1	3						Hig	gh dr	ive '	0', h	igh	'dri	ve '	1''												
			DOS1	4						Dis	sconi	nect	'0' s	tan	dard	d '1'	(no	rma	lly us	sed	for v	vire	d-or						
										coı	nnec	tion	s)																
			D0H1	5						Dis	sconi	nect	'0',	high	n dri	ve '	1' (n	orm	ally	use	d for	wir	ed-c	r					
										coı	nnec	tion	s)																
			SOD1	6						Sta	anda	rd '0	'. dis	1002	nned	ct '1	.' (nc	orma	illy u	sed	for	wire	d-ar	d					
										coı	nnec	tion	s)																
			H0D1	7						Hig	gh dr	ive '	0', d	isco	nne	ect '	1' (n	orm	ally	use	d for	wir	ed-a	nd					
										coı	nnec	tion	s)																
E	RW	SENSE								Pin	n sen	sing	med	chai	nism	1													
			Disabled	0						Dis	sable	d																	
			High	2						Sei	nse f	or h	igh l	eve	1														
			Low	3						Sei	nse f	or lo	w le	evel															

20.3.30 PIN_CNF[20]

Address offset: 0x750 Configuration of GPIO pins



Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		E E DDD CCBA
Reset 0x00000002	0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field Value Id	Value	Description
A RW DIR		Pin direction. Same physical register as DIR register
Input	0	Configure pin as an input pin
Output	1	Configure pin as an output pin
B RW INPUT		Connect or disconnect input buffer
Connect	0	Connect input buffer
Disconnect	1	Disconnect input buffer
C RW PULL		Pull configuration
Disabled	0	No pull
Pulldown	1	Pull down on pin
Pullup	3	Pull up on pin
D RW DRIVE		Drive configuration
\$0\$1	0	Standard '0', standard '1'
H0S1	1	High drive '0', standard '1'
S0H1	2	Standard '0', high drive '1'
H0H1	3	High drive '0', high 'drive '1"
DOS1	4	Disconnect '0' standard '1' (normally used for wired-or
		connections)
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
		connections)
SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and
		connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
		connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

20.3.31 PIN_CNF[21]

Address offset: 0x754 Configuration of GPIO pins

	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld	E E DDD CCBA
Reset 0x00000002 0 0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field Value Id Value	Description
A RW DIR	Pin direction. Same physical register as DIR register
Input 0	Configure pin as an input pin
Output 1	Configure pin as an output pin
B RW INPUT	Connect or disconnect input buffer
Connect 0	Connect input buffer
Disconnect 1	Disconnect input buffer
C RW PULL	Pull configuration
Disabled 0	No pull
Pulldown 1	Pull down on pin
Pullup 3	Pull up on pin
D RW DRIVE	Drive configuration
S0S1 0	Standard '0', standard '1'
H0S1 1	High drive '0', standard '1'
S0H1 2	Standard '0', high drive '1'
H0H1 3	High drive '0', high 'drive '1"
D0S1 4	Disconnect '0' standard '1' (normally used for wired-or
	connections)



Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Id			E E DDD C C B	Α
Reset 0x00000	0002	0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	0
Id RW Field	Value Id	Value	Description	
	D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or	
			connections)	
	SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and	
			connections)	
	H0D1	7	High drive '0', disconnect '1' (normally used for wired-and	
			connections)	
E RW SENS	E		Pin sensing mechanism	
	Disabled	0	Disabled	
	High	2	Sense for high level	
	Low	3	Sense for low level	

20.3.32 PIN_CNF[22]

Address offset: 0x758 Configuration of GPIO pins

Bit n	umber			31 30	29	28 2	7 26	25 2	4 23	22 21	L 20	19	18	17 1	16 1	15 1	4 13	3 12	11 1	0 9	8	7	6	5 4	4 3	2	1	0
Id														Е	Е				[D D	D				С	С	В	Α
Rese	et 0x000	000002		0 0	0	0 (0 0	0 0	0	0 0	0	0	0	0	0	0 0	0	0	0 (0	0	0	0	0 (0 0	0	1	0
Id	RW Fi	eld	Value Id	Value	•				De	escript	ion																	
Α	RW E	DIR							Pir	n direc	tior	ո. Sar	ne	phy	sica	al reg	giste	r as	DIRı	egis	ter							
			Input	0					Со	nfigur	e pi	in as	an i	inpu	ıt pi	in												
			Output	1					Со	nfigur	e pi	in as	an d	outp	out	pin												
В	RW I	NPUT							Со	nnect	or c	disco	nne	ct i	npu	ıt bu	ffer											
			Connect	0					Со	nnect	inp	ut bu	iffe	r														
			Disconnect	1					Dis	sconne	ect i	input	bu	ffer														
С	RW F	PULL							Pu	ıll conf	igur	ratio	า															
			Disabled	0					No	pull																		
			Pulldown	1					Pu	ıll dow	n o	n pin																
			Pullup	3					Pu	ıll up o	n pi	in																
D	RW D	DRIVE							Dri	ive co	nfig	urati	on															
			S0S1	0					Sta	andard	'0' t	, star	ıda	rd '1	1'													
			H0S1	1					Hig	gh driv	/e 'C)', sta	nda	ard	'1'													
			S0H1	2					Sta	andard	'0' t	, high	dr	ive '	'1'													
			H0H1	3					Hig	gh driv	/e 'C)', hig	h 'd	drive	e '1	"												
			DOS1	4					Dis	sconne	ect '	'0' sta	nd	ard	'1'	(nor	mal	ly us	ed fo	r wi	ired-	or						
									co	nnecti	ons	5)																
			D0H1	5					Dis	sconne	ect '	'0', hi	gh	driv	e '1	L' (no	orma	ally u	ısed	for v	wire	d-or						
									co	nnecti	ons	s)																
			SOD1	6					Sta	andard	'0' t	. disc	onr	nect	'1'	(no	rma	lly us	ed f	or w	ired	-and	ı					
									co	nnecti	ons	s)																
			H0D1	7					Hig	gh driv	/e '0)', dis	cor	nec	ct '1	L' (no	orma	ally ι	ısed	for v	wire	d-an	d					
									co	nnecti	ons	s)																
E	RW S	SENSE							Pir	n sensi	ing ı	mech	ani	ism														
			Disabled	0					Dis	sabled																		
			High	2					Sei	nse fo	r hig	gh le	/el															
			Low	3					Sei	nse fo	r lo	w lev	el															

20.3.33 PIN_CNF[23]

Address offset: 0x75C Configuration of GPIO pins



Bit r	umber			31 30	29 28	27 26	25 24	23 2	2 21 20	0 19 1	8 17	16	15 :	14 13	12	11 10	9	8	7	6 5	5 4	- 3	2	1 0
Id											Ε	Ε				D	D	D				С	С	ВА
Rese	et 0x000000	002		0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0	0	0 0	0	0 0	0	0	0	0 () 0	0	0	1 0
ld	RW Field		Value Id	Value				Desc	ription	1														
Α	RW DIR							Pin d	irectio	n. Sam	e ph	ıysic	al re	giste	r as I	DIR re	gist	er						
			Input	0				Conf	igure p	oin as a	n inp	out p	oin											
			Output	1				Conf	igure p	oin as a	n ou	tput	t pin	ı										
В	RW INPU	ΙΤ						Conr	ect or	discon	nect	inp	ut b	uffer										
			Connect	0				Conr	ect inp	out buf	fer													
			Disconnect	1				Disco	nnect	input l	ouffe	er												
С	RW PULL							Pull	configu	ıration														
			Disabled	0				No p	ull															
			Pulldown	1				Pull	down c	on pin														
			Pullup	3				Pull	ıp on p	oin														
D	RW DRIV	E						Drive	config	guratio	n													
			S0S1	0				Stan	dard '0)', stand	dard	'1'												
			H0S1	1				High	drive '	0', star	dar	d '1'												
			SOH1	2				Stan	dard '0)', high	drive	e '1'												
			H0H1	3				High	drive '	0', high	dri 'dri	ive ':	1''											
			DOS1	4				Disco	nnect	'0' star	ndar	d '1'	(no	rmall	y use	ed for	wir	ed-c	r					
								conn	ection	s)														
			D0H1	5				Disco	nnect	'0', hig	h dr	ive '	1' (n	orma	ally u	sed f	or w	ired	-or					
								conn	ection	s)														
			SOD1	6				Stan	dard '0)'. disco	nne	ct '1	.' (nc	ormal	ly us	ed fo	r wir	ed-	and					
									ection	•														
			H0D1	7				High	drive '	0', disc	onne	ect '	1' (n	orma	ally u	sed f	or w	ired	-and	d				
								conn	ection	s)														
Ε	RW SENS	iΕ						Pin s	ensing	mecha	nisn	n												
			Disabled	0				Disal	oled															
			High	2						igh leve														
			Low	3				Sens	e for lo	w leve	I													

20.3.34 PIN_CNF[24]

Address offset: 0x760 Configuration of GPIO pins

Bit r	numbe	er		31	30	29	28 2	27 2	26 2	25 2	24 2	23 2	2 21	. 20	19	18	17	16	15	14 1	.3 12	2 11	10	9	8	7	6	5 4	3	2	1 0
Id																	Ε	Ε					D	D	D				С	С	ВА
Rese	et OxC	00000002		0	0	0	0	0	0 (0	0	0 (0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	1 0
Id	RW	Field	Value Id	Va	lue							esc	ript	ion																	
Α	RW	DIR									F	in d	lirec	tion	ı. Sa	me	phy	/sic	al re	gist	er a	s DII	R re	gist	er						
			Input	0							C	Conf	igur	e pi	n as	an	inp	ut p	oin												
			Output	1							C	Conf	igur	e pi	n as	an	out	put	pin												
В	RW	INPUT									C	Conr	nect	or c	lisco	nn	ect	inp	ut b	uffe	r										
			Connect	0							C	Conr	nect	inpı	ut b	uffe	er														
			Disconnect	1							0	Disco	onne	ect i	npu	t bu	ıffe	r													
С	RW	PULL									F	ull	conf	igur	atio	n															
			Disabled	0							N	lo p	ull																		
			Pulldown	1							F	ull	dow	n or	n pir	1															
			Pullup	3							F	ull	up o	n pi	n																
D	RW	DRIVE									0	Prive	e coi	nfigu	urat	ion															
			S0S1	0							S	tan	darc	l '0',	sta	nda	rd '	1'													
			H0S1	1							F	ligh	driv	e '0	', st	and	lard	'1'													
			SOH1	2							S	tan	dard	l '0',	hig	h d	rive	'1'													
			H0H1	3							H	ligh	driv	e '0	', hi	gh '	driv	/e '1	L''												
			DOS1	4							0	Disco	onne	ct '	0' st	and	larc	l '1'	(no	rma	lly u	ised	for	wir	ed-c	or					
											c	onr	ecti	ons)																



Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		E E DDD C C B A
Reset 0x00000002	0 0 0 0 0 0 0	0 0000000000000000000000000000000000000
Id RW Field Value Id	Value	Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
		connections)
S0D1	6	Standard '0'. disconnect '1' (normally used for wired-and
		connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
		connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

20.3.35 PIN_CNF[25]

Address offset: 0x764

Configuration of GPIO pins

Bit r	umb	er		31	30 2	9 28 :	27 26	5 25	24	23	22 23	1 20	19	18	17	16	15 :	L4 1	3 12	11	10	9	8 7	6	5 5	5 4	3	2	1 /
Id															Ε	Е					D	D	D				С	С	В
Rese	et Ox(00000002		0	0 0	0 0	0 0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0	0 0	0) (0	0	0	1 (
ld	RW	Field	Value Id	Val	ue					Des	script	ion																	
Α	RW	DIR								Pin	direc	tior	ո. Sa	me	phy	/sic	al re	gist	er as	DII	R reg	iste	r						
			Input	0						Cor	nfigur	e pi	in as	an	inp	ut p	oin												
			Output	1						Cor	nfigur	e pi	in as	an	out	put	pin												
В	RW	INPUT								Cor	nnect	or	disco	nn	ect	inp	ut b	uffe	r										
			Connect	0						Cor	nnect	inp	ut b	uffe	er														
			Disconnect	1						Disc	conn	ect i	inpu	t bı	uffe	r													
С	RW	PULL								Pull	ll cont	igu	ratio	n															
			Disabled	0						No	pull																		
			Pulldown	1						Pull	ll dow	n o	n pir	1															
			Pullup	3						Pull	ll up c	n p	in																
D	RW	DRIVE								Driv	ve co	nfig	urat	ion															
			S0S1	0						Sta	ındarı	'0' b	, sta	nda	ard '	1'													
			H0S1	1						Hig	th driv	/e '(D', sta	and	lard	'1'													
			S0H1	2						Sta	ındarı	'0' b	, hig	h d	rive	'1'													
			H0H1	3						Hig	gh driv	/e '()', hi	gh '	'driv	e '1	ι''												
			DOS1	4						Disc	conn	ect '	'0' st	and	dard	'1'	(no	rma	lly u	sed	for v	vire	d-or						
										con	nnect	ions	5)																
			D0H1	5						Disc	conn	ect '	'0', h	igh	driv	ve '	1' (n	orm	ally	use	d foi	wi	red-	or					
										con	nnect	ions	5)																
			SOD1	6						Sta	ındarı	'0' b	. dis	con	nec	t '1	' (nc	rma	ally u	ısec	for	wire	ed-a	nd					
										con	nnect	ions	5)																
			H0D1	7						Hig	gh driv	/e '()', di	sco	nne	ct '	1' (n	orm	ally	use	d fo	wi	red-a	and					
										con	nnecti	ions	5)																
E	RW	SENSE								Pin	sens	ing	mecl	han	ism														
			Disabled	0						Disa	abled	I																	
			High	2						Sen	nse fo	r hi	gh le	vel															
			Low	3						Sen	nse fo	r lo	w le	/el															

20.3.36 PIN_CNF[26]

Address offset: 0x768

Configuration of GPIO pins



Bit r	umber			31 30	29 28	27 26	25 24	23 2	2 21 20	0 19 1	8 17	16	15 :	14 13	12	11 10	9	8	7	6 5	5 4	- 3	2	1 0
Id											Ε	Ε				D	D	D				С	С	ВА
Rese	et 0x000000	002		0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0	0	0 0	0	0 0	0	0	0	0 () 0	0	0	1 0
ld	RW Field		Value Id	Value				Desc	ription	1														
Α	RW DIR							Pin d	irectio	n. Sam	e ph	ıysic	al re	giste	r as I	DIR re	gist	er						
			Input	0				Conf	igure p	oin as a	n inp	out p	oin											
			Output	1				Conf	igure p	oin as a	n ou	tput	t pin	ı										
В	RW INPU	ΙΤ						Conr	ect or	discon	nect	inp	ut b	uffer										
			Connect	0				Conr	ect inp	out buf	fer													
			Disconnect	1				Disco	nnect	input l	ouffe	er												
С	RW PULL							Pull	configu	ıration														
			Disabled	0				No p	ull															
			Pulldown	1				Pull	down c	on pin														
			Pullup	3				Pull	ıp on p	oin														
D	RW DRIV	E						Drive	config	guratio	n													
			S0S1	0				Stan	dard '0)', stand	dard	'1'												
			H0S1	1				High	drive '	0', star	dar	d '1'												
			SOH1	2				Stan	dard '0)', high	drive	e '1'												
			H0H1	3				High	drive '	0', high	dri 'dri	ive ':	1''											
			DOS1	4				Disco	nnect	'0' star	ndar	d '1'	(no	rmall	y use	ed for	wir	ed-c	r					
								conn	ection	s)														
			D0H1	5				Disco	nnect	'0', hig	h dr	ive '	1' (n	orma	ally u	sed f	or w	ired	-or					
								conn	ection	s)														
			SOD1	6				Stan	dard '0)'. disco	nne	ct '1	.' (nc	ormal	ly us	ed fo	r wir	ed-	and					
									ection	•														
			H0D1	7				High	drive '	0', disc	onne	ect '	1' (n	orma	ally u	sed f	or w	ired	-and	d				
								conn	ection	s)														
Ε	RW SENS	iΕ						Pin s	ensing	mecha	nisn	n												
			Disabled	0				Disal	oled															
			High	2						igh leve														
			Low	3				Sens	e for lo	w leve	I													

20.3.37 PIN_CNF[27]

Address offset: 0x76C Configuration of GPIO pins

Bit r	numb	oer			31	30	29	28	27	26	25 :	24 :	23 2	2 2	1 20	0 1	9 1	8 1	7 1	6 1	15 1	4	13	12	11	10	9	8 7	' 6	5	4	3	2	1 (
Id																		E	Ε Ε							D	D	D				С	С	В
Res	et Ox	000	000002		0	0	0	0	0	0	0	0	0 0) (0) (0) () ()	0	0	0	0	0	0	0	0 (0	0	0	0	0	1 (
Id	RW	/ Fi	eld	Value Id	Va	lue						- 1	Desc	rip	tior	1																		
Α	RW	/ [DIR										Pin d	lire	ctio	n. S	Sam	e p	hys	ica	l re	gis	ter	as	DIR	reg	ste	r						
				Input	0							(Conf	igu	re p	in a	as a	n ir	ıpu	t pi	in													
				Output	1							(Conf	igu	re p	in a	as a	n o	utp	ut	pin													
В	RW	/ I	NPUT									- (Conr	nec	t or	dis	con	nec	t in	pu	ıt b	uff	er											
				Connect	0							(Conr	nec	t inp	out	buf	fer																
				Disconnect	1							- 1	Disco	onn	ect	inp	ut l	ouf	fer															
С	RW	/ F	PULL									-	Pull	con	figu	ırat	ion																	
				Disabled	0							- 1	No р	ull																				
				Pulldown	1							- 1	Pull	dov	vn c	n p	oin																	
				Pullup	3							ı	Pull ເ	ир (on p	oin																		
D	RW	/ [DRIVE									-	Drive	e cc	nfig	gur	atio	n																
				S0S1	0							:	Stan	dar	d '0	', st	tano	dar	d '1															
				H0S1	1							-	High	dri	ve '	0',	star	ıda	rd '	1'														
				S0H1	2							:	Stan	dar	d '0	', h	igh	driv	ve '	1'														
				H0H1	3							- 1	High	dri	ve '	0',	high	'd	rive	'1	"													
				D0S1	4							ı	Disco	onn	ect	'0'	staı	nda	rd '	1'	(no	rm	ally	us	ed f	or v	/ire	d-oı						
													conn	ect	ion	s)																		



Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		E E DDD C C B A
Reset 0x00000002	0 0 0 0 0 0 0	0 0000000000000000000000000000000000000
Id RW Field Value Id	Value	Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
		connections)
S0D1	6	Standard '0'. disconnect '1' (normally used for wired-and
		connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
		connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

20.3.38 PIN_CNF[28]

Address offset: 0x770 Configuration of GPIO pins

Reset 0x000000002 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 (C 0		٨
Id RW Field Value Id Value Description A RW DIR Pin direction. Same physical register as DIR register Input 0 Configure pin as an input pin	0 0 (0 0	0	1	Α
A RW DIR Pin direction. Same physical register as DIR register Input 0 Configure pin as an input pin					0
Input 0 Configure pin as an input pin					
Output 1 Configure pin as an output pin					
B RW INPUT Connect or disconnect input buffer					
Connect 0 Connect input buffer					
Disconnect 1 Disconnect input buffer					
C RW PULL Pull configuration					
Disabled 0 No pull					
Pulldown 1 Pull down on pin					
Pullup 3 Pull up on pin					
D RW DRIVE Drive configuration					
SOS1 0 Standard '0', standard '1'					
H0S1 1 High drive '0', standard '1'					
SOH1 2 Standard '0', high drive '1'					
H0H1 3 High drive '0', high 'drive '1"					
DOS1 4 Disconnect '0' standard '1' (normally used for wired-or					
connections)					
DOH1 5 Disconnect '0', high drive '1' (normally used for wired-or connections)					
SOD1 6 Standard '0'. disconnect '1' (normally used for wired-and connections)	d				
H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections)	nd				
E RW SENSE Pin sensing mechanism					
Disabled 0 Disabled					
High 2 Sense for high level					
Low 3 Sense for low level					

20.3.39 PIN_CNF[29]

Address offset: 0x774 Configuration of GPIO pins



Bit r	umber			31 30	29 28	27 26	25 24	23 2	2 21 20	0 19 1	8 17	16	15 :	14 13	12	11 10	9	8	7	6 5	5 4	- 3	2	1 0
Id											Ε	Ε				D	D	D				С	С	ВА
Rese	et 0x000000	002		0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0	0	0 0	0	0 0	0	0	0	0 () 0	0	0	1 0
ld	RW Field		Value Id	Value				Desc	ription	1														
Α	RW DIR							Pin d	irectio	n. Sam	e ph	ıysic	al re	giste	r as I	DIR re	gist	er						
			Input	0				Conf	igure p	oin as a	n inp	out p	oin											
			Output	1				Conf	igure p	oin as a	n ou	tput	t pin	ı										
В	RW INPU	ΙΤ						Conr	ect or	discon	nect	inp	ut b	uffer										
			Connect	0				Conr	ect inp	out buf	fer													
			Disconnect	1				Disco	nnect	input l	ouffe	er												
С	RW PULL							Pull	configu	ıration														
			Disabled	0				No p	ull															
			Pulldown	1				Pull	down c	on pin														
			Pullup	3				Pull	ıp on p	oin														
D	RW DRIV	E						Drive	config	guratio	n													
			S0S1	0				Stan	dard '0)', stand	dard	'1'												
			H0S1	1				High	drive '	0', star	dar	d '1'												
			SOH1	2				Stan	dard '0)', high	drive	e '1'												
			H0H1	3				High	drive '	0', high	dri 'dri	ive ':	1''											
			DOS1	4				Disco	nnect	'0' star	ndar	d '1'	(no	rmall	y use	ed for	wir	ed-c	r					
								conn	ection	s)														
			D0H1	5				Disco	nnect	'0', hig	h dr	ive '	1' (n	orma	ally u	sed f	or w	ired	-or					
								conn	ection	s)														
			SOD1	6				Stan	dard '0)'. disco	nne	ct '1	.' (nc	ormal	ly us	ed fo	r wir	ed-	and					
									ection	•														
			H0D1	7				High	drive '	0', disc	onne	ect '	1' (n	orma	ally u	sed f	or w	ired	-and	d				
								conn	ection	s)														
Ε	RW SENS	iΕ						Pin s	ensing	mecha	nisn	n												
			Disabled	0				Disal	oled															
			High	2						igh leve														
			Low	3				Sens	e for lo	w leve	I													

20.3.40 PIN_CNF[30]

Address offset: 0x778 Configuration of GPIO pins

	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld	E E DDD CCBA
Reset 0x00000002 0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field Value Id Value	Description
A RW DIR	Pin direction. Same physical register as DIR register
Input 0	Configure pin as an input pin
Output 1	Configure pin as an output pin
B RW INPUT	Connect or disconnect input buffer
Connect 0	Connect input buffer
Disconnect 1	Disconnect input buffer
C RW PULL	Pull configuration
Disabled 0	No pull
Pulldown 1	Pull down on pin
Pullup 3	Pull up on pin
D RW DRIVE	Drive configuration
S0S1 0	Standard '0', standard '1'
H0S1 1	High drive '0', standard '1'
S0H1 2	Standard '0', high drive '1'
H0H1 3	High drive '0', high 'drive '1"
D0S1 4	Disconnect '0' standard '1' (normally used for wired-or
	connections)



Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		E E DDD C C B A
Reset 0x00000002	0 0 0 0 0 0 0	0 0000000000000000000 0 0 0 0 1 0
Id RW Field Value Id	Value	Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
		connections)
S0D1	6	Standard '0'. disconnect '1' (normally used for wired-and
		connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
		connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

20.3.41 PIN_CNF[31]

Address offset: 0x77C Configuration of GPIO pins

Bit r	umb	er		31	30 2	9 28	27 26	25	24 2	23 2	22 21	20	19	18	17	16	15	14 1	3 12	2 11	10	9	8	7	6	5 4	3	2	1
Id															Ε	Е					D	D	D				С	С	В
Rese	et OxC	0000002		0	0 0	0 0	0 0	0	0 (0 (0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	1
ld	RW	Field	Value Id	Val	ue				D	Desc	cripti	on																	
Α	RW	DIR							Р	Pin c	direct	ion	ı. Sar	me	phy	/sic	al re	gist	er a	s DI	R reg	giste	er						
			Input	0					C	Conf	figure	e pir	n as	an	inp	ut p	oin												
			Output	1					C	Conf	figure	e pir	n as	an	out	put	pin												
В	RW	INPUT							C	Coni	nect	or d	lisco	nn	ect	inp	ut b	uffe	r										
			Connect	0					C	Coni	nect	inpu	ut bu	uffe	er														
			Disconnect	1					D	Disc	onne	ct ii	nput	b.	ıffe	r													
С	RW	PULL							Р	Pull	confi	gur	atio	n															
			Disabled	0					Ν	No p	pull																		
			Pulldown	1					Р	Pull	dow	n or	n pin	ı															
			Pullup	3					Р	Pull	up oi	n pi	n																
D	RW	DRIVE							D	Drive	e cor	figu	urati	on															
			S0S1	0					S	Stan	ndard	'0',	star	nda	rd '	1'													
			H0S1	1					Н	High	h driv	e '0	', sta	and	lard	'1'													
			S0H1	2					S	Stan	ndard	'0',	high	n dı	rive	'1'													
			H0H1	3					Н	High	h driv	e '0	', hig	gh '	driv	e '1	ι''												
			DOS1	4					D	Disc	onne	ct '(0' sta	and	dard	'1'	(no	rma	lly u	sed	for	wire	ed-o	r					
									С	conr	nectio	ons))																
			D0H1	5					D	Disc	conne	ct '(0', hi	igh	driv	ve '	1' (r	orn	nally	use	d fo	r wi	red-	or					
									С	conr	nectio	ons))																
			SOD1	6					S	Stan	ndard	'0'.	disc	on	nec	t '1	' (no	orma	ally (used	d for	wir	ed-a	nd					
									С	conr	nectio	ons))																
			H0D1	7					Н	High	h driv	e '0'	', dis	co	nne	ct '	1' (r	orn	nally	use	d fo	r wi	red-	and	d				
									С	conr	nectio	ons))																
E	RW	SENSE							Р	Pin s	sensii	ng n	nech	nan	ism														
			Disabled	0					D	Disa	abled																		
			High	2					S	Sens	se for	hig	gh le	vel															
			Low	3					S	Sens	se for	lov	w lev	еl															

20.4 Electrical specification

20.4.1 GPIO Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
V _{IH}	Input high voltage	0.7 x VD	D	VDD	V



Symbol	Description	Min.	Тур.	Max.	Units
V _{IL}	Input low voltage	VSS		0.3 x VDI) V
V _{OH,SD}	Output high voltage, standard drive, 0.5 mA, VDD ≥1.7	VDD-0.4		VDD	V
V _{OH,HDH}	Output high voltage, high drive, 5 mA, VDD >= 2.7 V	VDD-0.4		VDD	V
V _{OH,HDL}	Output high voltage, high drive, 3 mA, VDD >= 1.7 V	VDD-0.4		VDD	V
V _{OL,SD}	Output low voltage, standard drive, 0.5 mA, VDD ≥1.7	VSS		VSS+0.4	V
V _{OL,HDH}	Output low voltage, high drive, 5 mA, VDD >= 2.7 V	VSS		VSS+0.4	V
V _{OL,HDL}	Output low voltage, high drive, 3 mA, VDD >= 1.7 V	VSS		VSS+0.4	V
I _{OL,SD}	Current at VSS+0.4 V, output set low, standard drive, VDD ≥1.7	1	2	4	mA
I _{OL,HDH}	Current at VSS+0.4 V, output set low, high drive, VDD >= 2.7 V	6	10	15	mA
I _{OL,HDL}	Current at VSS+0.4 V, output set low, high drive, VDD >= 1.7 V	3			mA
I _{OH,SD}	Current at VDD-0.4 V, output set high, standard drive, VDD ≥1.7	1	2	4	mA
I _{OH,HDH}	Current at VDD-0.4 V, output set high, high drive, VDD >= 2.7 V	6	9	14	mA
I _{OH,HDL}	Current at VDD-0.4 V, output set high, high drive, VDD >= 1.7 V	3			mA
t _{RF,15pF}	Rise/fall time, low drive mode, 10-90%, 15 pF load ¹		9		ns
t _{RF,25pF}	Rise/fall time, low drive mode, 10-90%, 25 pF load ¹		13		ns
t _{RF,50pF}	Rise/fall time, low drive mode, 10-90%, 50 pF load ¹		25		ns
t _{HRF,15pF}	Rise/Fall time, high drive mode, 10-90%, 15 pF load ¹		4		ns
t _{HRF,25pF}	Rise/Fall time, high drive mode, 10-90%, 25 pF load ¹		5		ns
t _{HRF,50pF}	Rise/Fall time, high drive mode, 10-90%, 50 pF load ¹		8		ns
R _{PU}	Pull-up resistance	11	13	16	kΩ
R _{PD}	Pull-down resistance	11	13	16	kΩ
C _{PAD}	Pad capacitance		3		pF
C _{PAD_NFC}	Pad capacitance on NFC pads		4		pF
I _{NFC_LEAK}	Leakage current between NFC pads when driven to different		2	10	μΑ
	states				

The current drawn from the battery when GPIO is active as an output is calculated as follows:

 I_{GPIO} = V_{DD} C_{load} f

 C_{load} being the load capacitance and "f" is the switching frequency.




Figure 23: GPIO drive strength vs Voltage, standard drive, VDD = 3.0 V

¹ Rise and fall times based on simulations






Figure 24: GPIO drive strength vs Voltage, high drive, VDD = 3.0 V




Figure 25: Max sink current vs Voltage, standard drive




Figure 26: Max sink current vs Voltage, high drive




Figure 27: Rise and fall time vs Temperature, 10%-90%, 25pF load capacitance, VDD = 3.0 V



21 GPIOTE — GPIO tasks and events

The GPIO tasks and events (GPIOTE) module provides functionality for accessing GPIO pins using tasks and events. Each GPIOTE channel can be assigned to one pin.

A GPIOTE block enables GPIOs to generate events on pin state change which can be used to carry out tasks through the PPI system. A GPIO can also be driven to change state on system events using the PPI system. Low power detection of pin state changes is possible when in System ON or System OFF.

Table 30: GPIOTE properties

Instance	Number of GPIOTE channels
GPIOTE	8

Up to three tasks can be used in each GPIOTE channel for performing write operations to a pin. Two tasks are fixed (SET and CLR), and one (OUT) is configurable to perform following operations:

- Set
- Clear
- Toggle

An event can be generated in each GPIOTE channel from one of the following input conditions:

- · Rising edge
- · Falling edge
- · Any change

21.1 Pin events and tasks

The GPIOTE module has a number of tasks and events that can be configured to operate on individual GPIO pins.

The tasks (SET[n], CLR[n] and OUT[n]) can be used for writing to individual pins, and the events (IN[n]) can be generated from changes occurring at the inputs of individual pins.

The SET task will set the pin selected in CONFIG[n].PSEL to high.

The CLR task will set the pin low.

The effect of the OUT task on the pin is configurable in CONFIG[n].POLARITY, and can either set the pin high, set it low, or toggle it.

The tasks and events are configured using the CONFIG[n] registers. Every set of SET, CLR and OUT[n] tasks and IN[n] events has one CONFIG[n] register associated with it.

As long as a SET[n], CLR[n] and OUT[n] task or an IN[n] event is configured to control a pin **n**, the pin's output value will only be updated by the GPIOTE module. The pin's output value as specified in the GPIO will therefore be ignored as long as the pin is controlled by GPIOTE. Attempting to write a pin as a normal GPIO pin will have no effect. When the GPIOTE is disconnected from a pin, see MODE field in CONFIG[n] register, the associated pin will get the output and configuration values specified in the GPIO module.

When conflicting tasks are triggered simultaneously (i.e. during the same clock cycle) in one channel, the precedence of the tasks will be as described in *Table 31: Task priorities* on page 157.

Table 31: Task priorities

Priority	Task
1	OUT
2	CLR
3	SET



When setting the CONFIG[n] registers, MODE=Disabled does not have the same effect as MODE=Task and POLARITY=None. In the latter case, a CLR or SET task occurring at the exact same time as OUT will end up with no change on the pin, according to the priorities described in the table above.

When a GPIOTE channel is configured to operate on a pin as a task, the initial value of that pin is configured in the OUTINIT field of CONFIG[n].

21.2 Port event

PORT is an event that can be generated from multiple input pins using the GPIO DETECT signal.

The event will be generated on the rising edge of the DETECT signal. See *GPIO* — *General purpose input/output* on page 111 for more information about the DETECT signal.

Putting the system into System ON IDLE while DETECT is high will not cause DETECT to wake the system up again. Make sure to clear all DETECT sources before entering sleep. If the LATCH register is used as a source, if any bit in LATCH is still high after clearing all or part of the register (for instance due to one of the PINx.DETECT signal still high), a new rising edge will be generated on DETECT, see *Pin configuration* on page 111.

Trying to put the system to System OFF while DETECT is high will cause a wakeup from System OFF reset.

This feature is always enabled although the peripheral itself appears to be IDLE, that is, no clocks or other power intensive infrastructure have to be requested to keep this feature enabled. This feature can therefore be used to wake up the CPU from a WFI or WFE type sleep in System ON with all peripherals and the CPU idle, that is, lowest power consumption in System ON mode.

In order to prevent spurious interrupts from the PORT event while configuring the sources, the user shall first disable interrupts on the PORT event (through INTENCLR.PORT), then configure the sources (PIN_CNF[n].SENSE), clear any potential event that could have occurred during configuration (write '1' to EVENTS PORT), and finally enable interrupts (through INTENSET.PORT).

21.3 Tasks and events pin configuration

Each GPIOTE channel is associated with one physical GPIO pin through the CONFIG.PSEL field.

When Event mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an input, overriding the DIR setting in GPIO. Similarly, when Task mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an output overriding the DIR setting and OUT value in GPIO. When Disabled is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will use its configuration from the PIN[n].CNF registers in GPIO.

Only one GPIOTE channel can be assigned to one physical pin. Failing to do so may result in unpredictable behavior.

21.4 Registers

Table 32: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40006000	GPIOTE	GPIOTE	GPIO Tasks and Events	

Table 33: Register Overview

Register	Offset	Description
TASKS_OUT[0]	0x000	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is configured in
		CONFIG[0].POLARITY.
TASKS_OUT[1]	0x004	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is configured in
		CONFIG[1].POLARITY.



Register	Offset	Description
TASKS_OUT[2]	0x008	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is configured in
		CONFIG[2].POLARITY.
TASKS_OUT[3]	0x00C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is configured in
		CONFIG[3].POLARITY.
TASKS_OUT[4]	0x010	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is configured in
		CONFIG[4].POLARITY.
TASKS_OUT[5]	0x014	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is configured in
,		CONFIG[5].POLARITY.
TASKS_OUT[6]	0x018	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is configured in
		CONFIG[6].POLARITY.
TASKS OUT[7]	0x01C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is configured in
		CONFIG[7].POLARITY.
TASKS_SET[0]	0x030	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it high.
TASKS_SET[1]	0x034	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is to set it high.
TASKS_SET[2]	0x038	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is to set it high.
TASKS_SET[3]	0x03C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is to set it high.
TASKS_SET[4]	0x040	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it high.
TASKS_SET[5]	0x044	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is to set it high.
TASKS_SET[6]	0x048	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is to set it high.
TASKS_SET[7]	0x04C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is to set it high.
TASKS_CLR[0]	0x060	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it low.
TASKS_CLR[1]	0x064	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is to set it low.
TASKS_CLR[2]	0x068	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is to set it low.
TASKS_CLR[3]	0x06C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is to set it low.
TASKS_CLR[4]	0x070	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it low.
TASKS_CLR[5]	0x074	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is to set it low.
TASKS_CLR[6]	0x078	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is to set it low.
TASKS_CLR[7]	0x07C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is to set it low.
EVENTS_IN[0]	0x100	Event generated from pin specified in CONFIG[0].PSEL
EVENTS_IN[1]	0x104	Event generated from pin specified in CONFIG[1].PSEL
EVENTS_IN[2]	0x108	Event generated from pin specified in CONFIG[2].PSEL
EVENTS_IN[3]	0x10C	Event generated from pin specified in CONFIG[3].PSEL
EVENTS_IN[4]	0x110	Event generated from pin specified in CONFIG[4].PSEL
EVENTS_IN[5]	0x114	Event generated from pin specified in CONFIG[5].PSEL
EVENTS_IN[6]	0x118	Event generated from pin specified in CONFIG[6].PSEL
EVENTS_IN[7]	0x11C	Event generated from pin specified in CONFIG[7].PSEL
EVENTS_PORT	0x17C	Event generated from multiple input GPIO pins with SENSE mechanism enabled
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG[0]	0x510	Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event
CONFIG[1]	0x514	Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event
CONFIG[2]	0x518	Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event
CONFIG[3]	0x51C	Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event
CONFIG[4]	0x520	Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event
CONFIG[5]	0x524	Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event
CONFIG[6]	0x528	Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event
CONFIG[7]	0x52C	Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event

21.4.1 INTENSET

Address offset: 0x304

Enable interrupt

Bit number		31	. 30	29	28	3 27	7 26	25	24	23	22	21	. 20	19	18	17	16	15	14 1	.3 1	.2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
Id		- 1																							Н	G	F	Ε	D (С В	3 A
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0	0
Id RW Field	Value Id	Va	lue	•						De	scr	ipti	ion																		

A RW INO

Write '1' to Enable interrupt for IN[0] event



Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			1	HGFEDCBA
	t 0x00000000	Welve Id		
Id	RW Field	Value Id	Value	Description See FUENTS (NIO)
		Set	1	See EVENTS_IN[0] Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW IN1	2.100.00	-	Write '1' to Enable interrupt for IN[1] event
		Set	1	See EVENTS_IN[1] Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW IN2	Lilabica	•	Write '1' to Enable interrupt for IN[2] event
Č				
		_		See EVENTS_IN[2]
		Set	1	Enable
		Disabled	0	Read: Disabled
6	DW IN2	Enabled	1	Read: Enabled
D	RW IN3			Write '1' to Enable interrupt for IN[3] event
				See EVENTS_IN[3]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW IN4			Write '1' to Enable interrupt for IN[4] event
				See EVENTS_IN[4]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW IN5			Write '1' to Enable interrupt for IN[5] event
				See EVENTS_IN[5]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW IN6			Write '1' to Enable interrupt for IN[6] event
				See EVENTS_IN[6]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW IN7			Write '1' to Enable interrupt for IN[7] event
				See EVENTS IN[7]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
ı	RW PORT	30.00	_	Write '1' to Enable interrupt for PORT event
	-			·
		C-+	1	See EVENTS_PORT
		Set	1	Enable Page Pischlad
		Disabled Enabled	0	Read: Disabled Read: Enabled
		EIIdDIEU	1	nedu. Eliduleu

21.4.2 INTENCLR

Address offset: 0x308

Disable interrupt



Bit	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			1	H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW INO			Write '1' to Disable interrupt for IN[0] event
				See EVENTS_IN[0]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW IN1			Write '1' to Disable interrupt for IN[1] event
				See EVENTS_IN[1]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW IN2			Write '1' to Disable interrupt for IN[2] event
				See EVENTS_IN[2]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW IN3			Write '1' to Disable interrupt for IN[3] event
				See EVENTS_IN[3]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Е	RW IN4			Write '1' to Disable interrupt for IN[4] event
				See EVENTS_IN[4]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW IN5			Write '1' to Disable interrupt for IN[5] event
				See EVENTS_IN[5]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW IN6			Write '1' to Disable interrupt for IN[6] event
				See EVENTS_IN[6]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW IN7			Write '1' to Disable interrupt for IN[7] event
				See EVENTS_IN[7]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW PORT			Write '1' to Disable interrupt for PORT event
				See EVENTS_PORT
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

21.4.3 CONFIG[0]

Address offset: 0x510



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D CC BBBBB AA
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW MODE			Mode
	Disabled	0	Disabled. Pin specified by PSEL will not be acquired by the
			GPIOTE module.
	Event	1	Event mode
			The pin specified by PSEL will be configured as an input and the
			IN[n] event will be generated if operation specified in POLARITY
			occurs on the pin.
	Task	3	Task mode
			The GPIO specified by PSEL will be configured as an output and
			triggering the SET[n], CLR[n] or OUT[n] task will perform the
			operation specified by POLARITY on the pin. When enabled as a
			task the GPIOTE module will acquire the pin and the pin can no
			longer be written as a regular output pin from the GPIO module.
B RW PSEL		[031]	GPIO number associated with SET[n], CLR[n] and OUT[n] tasks
			and IN[n] event
C RW POLARITY			When In task mode: Operation to be performed on output
			when OUT[n] task is triggered. When In event mode: Operation
			on input that shall trigger IN[n] event.
	None	0	Task mode: No effect on pin from OUT[n] task. Event mode: no
			IN[n] event generated on pin activity.
	LoToHi	1	Task mode: Set pin from OUT[n] task. Event mode: Generate
			IN[n] event when rising edge on pin.
	HiToLo	2	Task mode: Clear pin from OUT[n] task. Event mode: Generate
			IN[n] event when falling edge on pin.
	Toggle	3	Task mode: Toggle pin from OUT[n]. Event mode: Generate
			IN[n] when any change on pin.
D RW OUTINIT			When in task mode: Initial value of the output when the GPIOTE
			channel is configured. When in event mode: No effect.
	Low	0	Task mode: Initial value of pin before task triggering is low
	High	1	Task mode: Initial value of pin before task triggering is high

21.4.4 CONFIG[1]

Address offset: 0x514

Bit	number		31	. 30	29	28 2	27 2	26 2	5 2	4 2	3 22	21	20	19	18	17	16	15	14	- 13	3 12	2 11	10	9	8	7	6 5	5 4	1 3	2	1	0
Id													D			С	С				В	В	В	В	В						Α	Α
Res	et 0x00000000		0	0	0	0	0	0 (0 0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0
Id	RW Field	Value Id	Va	lue						D	escr	ipti	on																			
Α	RW MODE									Ν	1ode	:																				
		Disabled	0							D	isab	led.	Pin	spe	ecif	ied	by	PSE	EL v	vill	not	be	acq	uire	d by	th/	ie					
										G	PIOT	ΓE m	odu	ıle.																		
		Event	1							Е	vent	mo	de																			
										Т	he p	in s	peci	ifie	d b	y P	SEL	wil	l be	e c	onf	igur	ed a	is a	n inį	out	and	l the	9			
										11	N[n]	eve	nt w	vill	be	ger	era	iteo	d if	ор	era	tion	spe	cifi	ed i	ı P	OLA	RIT	Y			
										o	ccur	s on	the	e pi	n.																	
		Task	3							Т	ask r	nod	e																			
										Т	he G	PIO	spe	cifi	ed	by	PSE	Lw	ill l	be i	con	figu	red	as a	n o	лtр	ut a	nd				
										tı	igge	ring	the	SE	T[n], (LR[[n] (or (DU.	T[n]	tas	k w	ill pe	erfo	rm	the					
										o	pera	tion	spe	ecif	ied	by	РО	LAF	RITY	Y o	n th	e pi	n. V	۷he	n en	abl	led a	ıs a				
										ta	sk tl	he G	PIC	OTE	mc	du	le v	vill	acq	uir	e tl	ne p	in a	nd t	he p	in	can	no				
										lo	nge	r be	wri	itte	n a	s a	regi	ulaı	rou	ıtp	ut p	in fi	rom	the	GP	0	mod	ule.				



Bit number		31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C C BBBBB A A
Reset 0x00000000		0 00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
B RW PSEL		[031]	GPIO number associated with SET[n], CLR[n] and OUT[n] tasks
			and IN[n] event
C RW POLARITY			When In task mode: Operation to be performed on output
			when OUT[n] task is triggered. When In event mode: Operation
			on input that shall trigger IN[n] event.
	None	0	Task mode: No effect on pin from OUT[n] task. Event mode: no
			IN[n] event generated on pin activity.
	LoToHi	1	Task mode: Set pin from OUT[n] task. Event mode: Generate
			IN[n] event when rising edge on pin.
	HiToLo	2	Task mode: Clear pin from OUT[n] task. Event mode: Generate
			IN[n] event when falling edge on pin.
	Toggle	3	Task mode: Toggle pin from OUT[n]. Event mode: Generate
			IN[n] when any change on pin.
D RW OUTINIT			When in task mode: Initial value of the output when the GPIOTE
			channel is configured. When in event mode: No effect.
	Low	0	Task mode: Initial value of pin before task triggering is low
	High	1	Task mode: Initial value of pin before task triggering is high

21.4.5 CONFIG[2]

Address offset: 0x518

		•		-	-																													
Bit r	num	ber		3	1 30	29	9 28	3 27	26	25	5 24	4 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	. 1	1 (
Id															D			С	С				В	В	В	В	В						A	A /
Res	et 0	x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0
Id	RV	V Field	Value Id	٧	alue	9						De	scr	iptic	on																			
Α	RV	W MODE										М	ode																					
			Disabled	0								Dis	sabl	led.	Pir	ı spe	ecif	ied	by I	PSE	Lw	ill r	ot l	be a	acqu	iire	d by	/ th	e					
												GP	TOI	ΓE m	nod	lule.																		
			Event	1								Ev	ent	mo	de																			
												Th	e ni	in cr	ner	cifie	d by	, ps	FI	\a/ill	he	co	nfic	uira	c h	c 21	n in	nut	anı	d th	10			
																will																		
																e pi		BC	c.u	icu		, pc		0	JPC	C1111	cu i		02		•			
			Task	3										nod		c pi																		
			rusk	,																														
															•	ecifi		•						-							ĺ			
												tri	gge	ring	th	e SE	T[n	ı], C	LR[n] c	or C	UT	[n]	tas	k wi	ll p	erfo	rm	the	Э				
																ecif								•										
																OTE								•										
													-			itte			_			•	•								<u>.</u>			
В	RV	V PSEL		[(031	L]										er as	soc	iate	ed v	vith	SE.	Γ[n], C	LR[n] aı	nd (וטס	[n]	tas	ks				
														V[n]																				
С	RV	V POLARITY														k mo																		
] tas								ev	ent	mo	de:	Ope	erat	tion	ı			
												on	inp	out t	ha	t sha	all t	rigg	er	N[r	ı] e	ver	ıt.											
			None	0								Ta	sk n	nod	e: I	No e	ffe	ct o	n p	in f	rom	0	UT[n] t	ask.	Ev	ent	mo	de:	no				
																gene																		
			LoToHi	1								Ta	sk n	nod	e: 5	Set	oin	fror	n O	UT	[n] t	asl	k. E	ven	t m	ode	:: G	ene	rate	9				
												IN	[n] (ever	nt v	whe	n ri	sing	g ed	ge	on p	oin												
			HiToLo	2								Ta	sk n	nod	e: (Clea	r pi	n fr	om	ΟU	T[n] ta	isk.	Eve	ent i	mo	de:	Ger	nera	ate				
												IN	[n] (ever	nt v	whe	n fa	llin	g e	dge	on	pir	١.											
			Toggle	3								Ta	sk n	nod	e: -	Togg	gle į	oin	froi	n O	UT	[n].	Eve	ent	mo	de:	Gei	nera	ate					
												IN	[n] v	whe	n a	any (cha	nge	on	pin														



Bit number		31 30 29 28 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Id			D C C BBBBB	A A
Reset 0x00000000		0 00000	000000000000000000000	0 0 0 0
Id RW Field	Value Id	Value	Description	
D RW OUTINIT			When in task mode: Initial value of the output when the GPIOTE	
			channel is configured. When in event mode: No effect.	
	Low	0	Task mode: Initial value of pin before task triggering is low	
	High	1	Task mode: Initial value of pin before task triggering is high	

21.4.6 CONFIG[3]

Address offset: 0x51C

Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event

	·· · · · · · · · · · · · · · · · · · ·
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	D C C B B B B B A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field Value Id	Value Description
A RW MODE	Mode
Disabled	O Disabled. Pin specified by PSEL will not be acquired by the
	GPIOTE module.
Event	1 Event mode
	The pin specified by PSEL will be configured as an input and the
	IN[n] event will be generated if operation specified in POLARITY
	occurs on the pin.
Task	3 Task mode
	The GPIO specified by PSEL will be configured as an output and
	triggering the $SET[n]$, $CLR[n]$ or $OUT[n]$ task will perform the
	operation specified by POLARITY on the pin. When enabled as a
	task the GPIOTE module will acquire the pin and the pin can no
	longer be written as a regular output pin from the GPIO module.
B RW PSEL	[031] GPIO number associated with SET[n], CLR[n] and OUT[n] tasks
	and IN[n] event
C RW POLARITY	When In task mode: Operation to be performed on output
	when OUT[n] task is triggered. When In event mode: Operation
	on input that shall trigger IN[n] event.
None	0 Task mode: No effect on pin from OUT[n] task. Event mode: no
	IN[n] event generated on pin activity.
LoToHi	1 Task mode: Set pin from OUT[n] task. Event mode: Generate
	IN[n] event when rising edge on pin.
HiToLo	2 Task mode: Clear pin from OUT[n] task. Event mode: Generate
Taraka	IN[n] event when falling edge on pin.
Toggle	3 Task mode: Toggle pin from OUT[n]. Event mode: Generate
D RW OUTINIT	IN[n] when any change on pin. When in tack mode: Initial value of the output when the GRIOTE
D KW OUTINII	When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect.
Low	0 Task mode: Initial value of pin before task triggering is low
Low High	Task mode: Initial value of pin before task triggering is low 1 Task mode: Initial value of pin before task triggering is high
підіі	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

21.4.7 CONFIG[4]

Address offset: 0x520



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D CC BBBBB AA
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW MODE			Mode
	Disabled	0	Disabled. Pin specified by PSEL will not be acquired by the
			GPIOTE module.
	Event	1	Event mode
			The pin specified by PSEL will be configured as an input and the
			IN[n] event will be generated if operation specified in POLARITY
			occurs on the pin.
	Task	3	Task mode
			The GPIO specified by PSEL will be configured as an output and
			triggering the SET[n], CLR[n] or OUT[n] task will perform the
			operation specified by POLARITY on the pin. When enabled as a
			task the GPIOTE module will acquire the pin and the pin can no
			longer be written as a regular output pin from the GPIO module.
B RW PSEL		[031]	GPIO number associated with SET[n], CLR[n] and OUT[n] tasks
			and IN[n] event
C RW POLARITY			When In task mode: Operation to be performed on output
			when OUT[n] task is triggered. When In event mode: Operation
			on input that shall trigger IN[n] event.
	None	0	Task mode: No effect on pin from OUT[n] task. Event mode: no
			IN[n] event generated on pin activity.
	LoToHi	1	Task mode: Set pin from OUT[n] task. Event mode: Generate
			IN[n] event when rising edge on pin.
	HiToLo	2	Task mode: Clear pin from OUT[n] task. Event mode: Generate
			IN[n] event when falling edge on pin.
	Toggle	3	Task mode: Toggle pin from OUT[n]. Event mode: Generate
			IN[n] when any change on pin.
D RW OUTINIT			When in task mode: Initial value of the output when the GPIOTE
			channel is configured. When in event mode: No effect.
	Low	0	Task mode: Initial value of pin before task triggering is low
	High	1	Task mode: Initial value of pin before task triggering is high

21.4.8 CONFIG[5]

Address offset: 0x524

Bit n	umber		31	. 30	29	28	27	26	25	24	23 2	2 2	1 20) 19	9 18	3 17	16	15	14	13	12 1	1 1	0 9	8	7	6	5	4	3 2	2 1	0
Id													D)		С	С				В	ВЕ	3 B	В						Α	A A
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 (0 0	0
Id	RW Field	Value Id	Va	lue	•						Desc	rip	tion																		
Α	RW MODE										Mod	le																			
		Disabled	0								Disa	ble	d. Pi	n s	oeci	fiec	l by	PSE	Lw	ill n	ot b	e ac	quir	ed	by t	he					
											GPIC	OTE	mod	dule	2.																
		Event	1								Ever	nt m	node	2																	
											The	pin	spe	cifi	ed b	у Р	SEL	wil	l be	cor	nfigu	irec	as	an i	inpu	ıt aı	nd t	he			
											IN[n] e\	ent/	wil	l be	ge	nera	atec	lif	opei	atio	n s	peci	iec	l in	POL	.ARI	TY			
											occu	ırs (on th	ne p	in.																
		Task	3								Task	mo	ode																		
											The	GPI	O sp	eci	fied	l by	PSE	Lw	ill b	e cc	nfig	ure	d as	an	out	put	and	t			
											trigg	eri	ng th	ne S	ET[n],	CLR	[n] (or O	UT[n] ta	sk	will ı	er	forn	n th	e				
											opei	ati	on s	pec	ifie	d by	PO	LAF	RITY	on	the	oin.	Wh	en	enal	bled	l as	a			
											task	the	GPI	ЮТ	E m	odı	ıle v	vill	acqı	uire	the	pin	and	th	e pir	ı ca	n no)			
											long	er l	oe w	ritt	en a	is a	reg	ular	ou	tput	pin	fro	m th	e G	SPIO	mo	dul	e.			



Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C C B B B B B
Reset 0x00000000		0 000000	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id RW Field	Value Id	Value	Description
B RW PSEL		[031]	GPIO number associated with SET[n], CLR[n] and OUT[n] tasks
			and IN[n] event
C RW POLARITY			When In task mode: Operation to be performed on output
			when $OUT[n]$ task is triggered. When In event mode: Operation
			on input that shall trigger IN[n] event.
	None	0	Task mode: No effect on pin from OUT[n] task. Event mode: no
			IN[n] event generated on pin activity.
	LoToHi	1	Task mode: Set pin from OUT[n] task. Event mode: Generate
			IN[n] event when rising edge on pin.
	HiToLo	2	Task mode: Clear pin from OUT[n] task. Event mode: Generate
			IN[n] event when falling edge on pin.
	Toggle	3	Task mode: Toggle pin from OUT[n]. Event mode: Generate
			IN[n] when any change on pin.
D RW OUTINIT			When in task mode: Initial value of the output when the GPIOTE
			channel is configured. When in event mode: No effect.
	Low	0	Task mode: Initial value of pin before task triggering is low
	High	1	Task mode: Initial value of pin before task triggering is high

21.4.9 CONFIG[6]

Address offset: 0x528

		•		-	-																													
Bit r	num	ber		3	1 30	29	9 28	3 27	26	25	5 24	4 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	. 1	1 (
Id															D			С	С				В	В	В	В	В						A	A /
Res	et 0	x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0
Id	RV	V Field	Value Id	٧	alue	9						De	scr	iptic	on																			
Α	RV	W MODE										М	ode																					
			Disabled	0								Dis	sabl	led.	Pir	ı spe	ecif	ied	by I	PSE	Lw	ill r	ot l	be a	acqu	iire	d by	/ th	e					
												GP	TOI	ΓE m	nod	lule.																		
			Event	1								Ev	ent	mo	de																			
												Th	e ni	in cr	ner	cifie	d by	, ps	FI	\a/ill	he	co	nfic	uira	c h	c 21	n in	nut	anı	d th	10			
																will																		
																e pi		BC	c.u	icu		, pc		0	JPC		cu i		02		•			
			Task	3										nod		c pi																		
			rusk	,																														
															•	ecifi		•						-							ĺ			
												tri	gge	ring	th	e SE	T[n	ı], C	LR[n] c	or C	UT	[n]	tas	k wi	ll p	erfo	rm	the	Э				
																ecif								•										
																OTE								•										
													-			itte			_			•	•								<u>.</u>			
В	RV	V PSEL		[(031	L]										er as	soc	iate	ed v	vith	SE.	Γ[n], C	LR[n] aı	nd (וטס	[n]	tas	ks				
														V[n]																				
С	RV	V POLARITY														k mo																		
] tas								ev	ent	mo	de:	Ope	erat	tion	ı			
												on	inp	ut t	ha	t sha	all t	rigg	er	N[r	ı] e	ver	ıt.											
			None	0								Ta	sk n	nod	e: I	No e	ffe	ct o	n p	in f	rom	0	UT[n] t	ask.	Ev	ent	mo	de:	no				
																gene																		
			LoToHi	1								Ta	sk n	nod	e: 5	Set	oin	fror	n O	UT	[n] t	asl	k. E	ven	t m	ode	:: G	ene	rate	9				
												IN	[n] (ever	nt v	whe	n ri	sing	g ed	ge	on p	oin												
			HiToLo	2								Ta	sk n	nod	e: (Clea	r pi	n fr	om	ΟU	T[n] ta	isk.	Eve	ent i	mo	de:	Ger	nera	ate				
												IN	[n] (ever	nt v	whe	n fa	llin	g e	dge	on	pir	١.											
			Toggle	3								Ta	sk n	nod	e: -	Togg	gle į	oin	froi	n O	UT	[n].	Eve	ent	mo	de:	Gei	nera	ate					
												IN	[n] v	whe	n a	any (cha	nge	on	pin														



Bit number		31 30 29 28 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Id			D C C BBBBB	A A
Reset 0x00000000		0 00000	000000000000000000000	0 0 0 0
Id RW Field	Value Id	Value	Description	
D RW OUTINIT			When in task mode: Initial value of the output when the GPIOTE	
			channel is configured. When in event mode: No effect.	
	Low	0	Task mode: Initial value of pin before task triggering is low	
	High	1	Task mode: Initial value of pin before task triggering is high	

21.4.10 CONFIG[7]

Address offset: 0x52C

Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event

Bit	number		31 30 29 28 27	26 25 24	23 22 21				14 13	12 13	1 10	9 8	7	6	5 4	3	2	1 0
Id						D	С	С		ВВ	В	ВВ						A A
Res	et 0x00000000		0 0 0 0 0	0 0 0	0 0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0	0	0 0	0	0	0 0
Id	RW Field	Value Id	Value		Description	on												
Α	RW MODE				Mode													
		Disabled	0		Disabled.	Pin spe	cified	by PSE	L will ı	not be	acqu	ired	by th	ne				
					GPIOTE m	odule.												
		Event	1		Event mo	de												
					The pin s	pecified	by PS	EL wil	l be co	nfigu	red a	an i	nput	t an	d the	9		
					IN[n] ever	nt will b	e gen	erated	l if ope	eratio	n spe	cified	in P	OLA	ARIT	1		
					occurs on	the pin	١.											
		Task	3		Task mod	e												
					The GPIO	specifie	ed by I	PSEL w	ill be o	config	ured	as an	out	put	and			
					triggering	the SE	T[n], C	LR[n]	or OU	Γ[n] ta	sk wi	ll per	forn	n th	e			
					operation	specifi	ed by	POLAF	RITY or	the p	oin. W	/hen	enal	oled	l as a			
					task the G	SPIOTE	modul	e will	acquir	e the	pin ar	nd th	e pir	ı caı	n no			
					longer be	writter	as a r	egular	outpu	ıt pin 1	from	the G	PIO	mod	dule.			
В	RW PSEL		[031]		GPIO num	nber ass	ociate	d with	SET[n	ı], CLR	[n] ar	nd Ol	JT[n] tas	sks			
					and IN[n]	event												
С	RW POLARITY				When In t	task mo	de: O	peratio	on to b	e perf	forme	d on	out	put				
					when OU	T[n] tas	k is tri	ggered	l. Whe	n In e	vent r	node	: Op	erat	tion			
					on input t	hat sha	III trigg	ger IN[n] eve	nt.								
		None	0		Task mod	e: No e	ffect o	n pin f	rom O	UT[n]	task.	Even	t mo	ode:	no			
					IN[n] ever	nt gene	rated	on pin	activit	y.								
		LoToHi	1		Task mod	e: Set p	in fror	n OUT	[n] tas	k. Eve	nt mo	ode: (Gene	erat	e			
					IN[n] ever													
		HiToLo	2		Task mod						vent r	node	: Ge	nera	ate			
					IN[n] ever			-										
		Toggle	3		Task mod	-	•			. Even	t mo	de: G	ener	ate				
					IN[n] whe													
D	RW OUTINIT				When in t									GPI	IOTE			
					channel is	_												
		Low	0		Task mod						-	_						
		High	1		Task mod	e: Initia	l value	of pir	n befor	re task	trigg	ering	is h	igh				

21.5 Electrical specification

21.5.1 GPIOTE Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
I _{GPIOTE,IN}	Run current with 1 or more GPIOTE active channels in Input		0.1	0.5	μΑ
	mode				



22 PPI — Programmable peripheral interconnect

The Programmable peripheral interconnect (PPI) enables peripherals to interact autonomously with each other using tasks and events independent of the CPU. The PPI allows precise synchronization between peripherals when real-time application constraints exist and eliminates the need for CPU activity to implement behavior which can be predefined using PPI.




Figure 28: PPI block diagram

The PPI system has, in addition to the fully programmable peripheral interconnections, a set of channels where the event end point (EEP) and task end points (TEP) are fixed in hardware. These fixed channels can be individually enabled, disabled, or added to PPI channel groups in the same way as ordinary PPI channels.

Table 34: Configurable and fixed PPI channels

Instance	Channel	Number of channels	Number of groups
PPI	0-19	20 6	
PPI (fixed)	20-31	12	

The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another peripheral. A task is connected to an event through a PPI channel. The PPI channel is composed of three end point registers, one EEP and two TEPs. A peripheral task is connected to a TEP using the address of the task register associated with the task. Similarly, a peripheral event is connected to an EEP using the address of the event register associated with the event.

On each PPI channel, the signals are synchronized to the 16 MHz clock, to avoid any internal violation of setup and hold timings. As a consequence, events that are synchronous to the 16 MHz clock will be delayed by one clock period, while other asynchronous events will be delayed by up to one 16 MHz clock period.



Note that shortcuts (as defined in the SHORTS register in each peripheral) are not affected by this 16 MHz synchronization, and are therefore not delayed.

Each TEP implements a fork mechanism that enables a second task to be triggered at the same time as the task specified in the TEP is triggered. This second task is configured in the task end point register in the FORK registers groups, e.g. FORK.TEP[0] is associated with PPI channel CH[0].

There are two ways of enabling and disabling PPI channels:

- Enable or disable PPI channels individually using the CHEN, CHENSET, and CHENCLR registers.
- Enable or disable PPI channels in PPI channel groups through the groups' ENABLE and DISABLE tasks.
 Prior to these tasks being triggered, the PPI channel group must be configured to define which PPI channels belongs to which groups.

Note that when a channel belongs to two groups m and n, and CHG[m].EN and CHG[n].DIS occur simultaneously (m and n can be equal or different), EN on that channel has priority.

PPI tasks (for example, CHG[0].EN) can be triggered through the PPI like any other task, which means they can be hooked up to a PPI channel as a TEP. One event can trigger multiple tasks by using multiple channels and one task can be triggered by multiple events in the same way.

22.1 Pre-programmed channels

Some of the PPI channels are pre-programmed. These channels cannot be configured by the CPU, but can be added to groups and enabled and disabled like the general purpose PPI channels. The FORK TEP for these channels are still programmable and can be used by the application.

For a list of pre-programmed PPI channels, see the table below.

Table 35: Pre-programmed channels

Channel	EEP	TEP
20	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
21	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
22	TIMERO->EVENTS_COMPARE[1]	RADIO->TASKS_DISABLE
23	RADIO->EVENTS_BCMATCH	AAR->TASKS_START
24	RADIO->EVENTS_READY	CCM->TASKS_KSGEN
25	RADIO->EVENTS_ADDRESS	CCM->TASKS_CRYPT
26	RADIO->EVENTS_ADDRESS	TIMERO->TASKS_CAPTURE[1]
27	RADIO->EVENTS_END	TIMERO->TASKS_CAPTURE[2]
28	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
29	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
30	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_CLEAR
31	RTCO->EVENTS COMPARE[0]	TIMERO->TASKS START

22.2 Registers

Table 36: Instances

Base address	Peripheral	Instance	Description	Configuration
0x4001F000	PPI	PPI	Programmable Peripheral Interconnect	

Table 37: Register Overview

Register	Offset	Description
TASKS_CHG[0].EN	0x000	Enable channel group 0
TASKS_CHG[0].DIS	0x004	Disable channel group 0
TASKS_CHG[1].EN	0x008	Enable channel group 1
TASKS_CHG[1].DIS	0x00C	Disable channel group 1
TASKS_CHG[2].EN	0x010	Enable channel group 2
TASKS_CHG[2].DIS	0x014	Disable channel group 2
TASKS_CHG[3].EN	0x018	Enable channel group 3
TASKS_CHG[3].DIS	0x01C	Disable channel group 3
TASKS_CHG[4].EN	0x020	Enable channel group 4



Register	Offset	Description
TASKS_CHG[4].DIS	0x024	Disable channel group 4
TASKS_CHG[5].EN	0x028	Enable channel group 5
TASKS_CHG[5].EN	0x02C	Disable channel group 5
CHEN	0x500	Channel enable register
CHENSET	0x504	Channel enable set register
CHENCLR	0x508	Channel enable clear register
CH[0].EEP	0x510	Channel 0 event end-point
CH[0].TEP	0x514	Channel 0 task end-point
CH[1].EEP	0x518	Channel 1 event end-point
CH[1].TEP	0x51C	Channel 1 task end-point
CH[2].EEP	0x520	Channel 2 event end-point
CH[2].TEP	0x524	Channel 2 task end-point
CH[3].EEP	0x528	Channel 3 event end-point
CH[3].TEP	0x52C	Channel 3 task end-point
CH[4].EEP	0x530	Channel 4 event end-point
CH[4].TEP	0x534	Channel 4 task end-point
CH[5].EEP	0x538	Channel 5 event end-point
CH[5].TEP	0x53C	Channel 5 task end-point
CH[6].EEP	0x540	Channel 6 event end-point
CH[6].TEP	0x544	Channel 6 task end-point
CH[7].EEP	0x548	Channel 7 event end-point
CH[7].TEP	0x54C	Channel 7 task end-point
CH[8].EEP	0x550	Channel 8 event end-point
CH[8].TEP	0x554	Channel 8 task end-point
CH[9].EEP	0x558	Channel 9 event end-point
CH[9].TEP	0x55C	Channel 9 task end-point
CH[10].EEP	0x560	Channel 10 event end-point
CH[10].TEP	0x564	Channel 10 task end-point
CH[11].EEP	0x568	Channel 11 event end-point
CH[11].TEP	0x56C	Channel 11 task end-point
CH[12].EEP	0x570	Channel 12 event end-point
CH[12].TEP	0x574	Channel 12 task end-point
CH[13].EEP	0x578	Channel 13 event end-point
CH[13].TEP	0x57C	Channel 13 task end-point
CH[14].EEP	0x580 0x584	Channel 14 task and point
CH[14].TEP CH[15].EEP	0x588	Channel 14 task end-point Channel 15 event end-point
CH[15].TEP	0x58C	Channel 15 task end-point
CH[16].EEP	0x590	Channel 16 event end-point
CH[16].TEP	0x594	Channel 16 task end-point
CH[17].EEP	0x598	Channel 17 event end-point
CH[17].TEP	0x59C	Channel 17 task end-point
CH[18].EEP	0x5A0	Channel 18 event end-point
CH[18].TEP	0x5A4	Channel 18 task end-point
CH[19].EEP	0x5A8	Channel 19 event end-point
CH[19].TEP	0x5AC	Channel 19 task end-point
CHG[0]	0x800	Channel group 0
CHG[1]	0x804	Channel group 1
CHG[2]	0x808	Channel group 2
CHG[3]	0x80C	Channel group 3
CHG[4]	0x810	Channel group 4
CHG[5]	0x814	Channel group 5
FORK[0].TEP	0x910	Channel 0 task end-point
FORK[1].TEP	0x914	Channel 1 task end-point
FORK[2].TEP	0x918	Channel 2 task end-point
FORK[3].TEP	0x91C	Channel 3 task end-point
FORK[4].TEP	0x920	Channel 4 task end-point
FORK[5].TEP	0x924	Channel 5 task end-point



Register	Offset	Description
FORK[6].TEP	0x928	Channel 6 task end-point
FORK[7].TEP	0x92C	Channel 7 task end-point
FORK[8].TEP	0x930	Channel 8 task end-point
FORK[9].TEP	0x934	Channel 9 task end-point
FORK[10].TEP	0x938	Channel 10 task end-point
FORK[11].TEP	0x93C	Channel 11 task end-point
FORK[12].TEP	0x940	Channel 12 task end-point
FORK[13].TEP	0x944	Channel 13 task end-point
FORK[14].TEP	0x948	Channel 14 task end-point
FORK[15].TEP	0x94C	Channel 15 task end-point
FORK[16].TEP	0x950	Channel 16 task end-point
FORK[17].TEP	0x954	Channel 17 task end-point
FORK[18].TEP	0x958	Channel 18 task end-point
FORK[19].TEP	0x95C	Channel 19 task end-point
FORK[20].TEP	0x960	Channel 20 task end-point
FORK[21].TEP	0x964	Channel 21 task end-point
FORK[22].TEP	0x968	Channel 22 task end-point
FORK[23].TEP	0x96C	Channel 23 task end-point
FORK[24].TEP	0x970	Channel 24 task end-point
FORK[25].TEP	0x974	Channel 25 task end-point
FORK[26].TEP	0x978	Channel 26 task end-point
FORK[27].TEP	0x97C	Channel 27 task end-point
FORK[28].TEP	0x980	Channel 28 task end-point
FORK[29].TEP	0x984	Channel 29 task end-point
FORK[30].TEP	0x988	Channel 30 task end-point
FORK[31].TEP	0x98C	Channel 31 task end-point

22.2.1 CHEN

Address offset: 0x500 Channel enable register

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW CHO		Enable or disable channel 0
	Disabled	0 Disable channel
	Enabled	1 Enable channel
B RW CH1		Enable or disable channel 1
	Disabled	0 Disable channel
	Enabled	1 Enable channel
C RW CH2		Enable or disable channel 2
	Disabled	0 Disable channel
	Enabled	1 Enable channel
D RW CH3		Enable or disable channel 3
	Disabled	0 Disable channel
	Enabled	1 Enable channel
E RW CH4		Enable or disable channel 4
	Disabled	0 Disable channel
	Enabled	1 Enable channel
F RW CH5		Enable or disable channel 5
	Disabled	0 Disable channel
	Enabled	1 Enable channel
G RW CH6		Enable or disable channel 6
	Disabled	0 Disable channel
	Enabled	1 Enable channel
H RW CH7		Enable or disable channel 7



Bit r	number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			$ \hbox{\tt Z} \hbox{\tt Y} \hbox{\tt X} \hbox{\tt W} \hbox{\tt V} \hbox{\tt U} \hbox{\tt T} \qquad \hbox{\tt S} \hbox{\tt R} \hbox{\tt Q} \hbox{\tt P} \hbox{\tt O} \hbox{\tt N} \hbox{\tt M} \hbox{\tt L} \hbox{\tt K} \hbox{\tt J} \hbox{\tt I} \hbox{\tt H} \hbox{\tt G} \hbox{\tt F} \hbox{\tt E} \hbox{\tt D} \hbox{\tt C} \hbox{\tt B} \hbox{\tt A} $
Res	set 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field Value I		Description
	Disable	d 0	Disable channel
	Enable	1	Enable channel
I	RW CH8		Enable or disable channel 8
	Disable		Disable channel
	Enable	d 1	Enable channel
J	RW CH9		Enable or disable channel 9
	Disable		Disable channel
V	RW CH10	1	Enable channel Enable or disable channel 10
K	Disable	d 0	Disable channel
	Enable		Enable channel
L	RW CH11	1 1	Enable or disable channel 11
_	Disable	d 0	Disable channel
	Enable		Enable channel
М	RW CH12		Enable or disable channel 12
	Disable	d 0	Disable channel
	Enable		Enable channel
N	RW CH13	· -	Enable or disable channel 13
	Disable	d 0	Disable channel
	Enable		Enable channel
0	RW CH14		Enable or disable channel 14
	Disable	d 0	Disable channel
	Enable	1	Enable channel
Р	RW CH15		Enable or disable channel 15
	Disable	d 0	Disable channel
	Enable	1	Enable channel
Q	RW CH16		Enable or disable channel 16
	Disable	d 0	Disable channel
	Enabled	1	Enable channel
R	RW CH17		Enable or disable channel 17
	Disable	d 0	Disable channel
	Enable	1	Enable channel
S	RW CH18		Enable or disable channel 18
	Disable	d 0	Disable channel
	Enable	1	Enable channel
Т	RW CH19		Enable or disable channel 19
	Disable	d 0	Disable channel
	Enable	1	Enable channel
U	RW CH20		Enable or disable channel 20
	Disable		Disable channel
	Enable	1	Enable channel
V	RW CH21		Enable or disable channel 21
	Disable		Disable channel
	Enable	1	Enable channel
W	RW CH22	۸ ۸	Enable or disable channel 22
	Disable		Disable channel
v	Enable:	1	Enable or disable shappel 32
Х	RW CH23 Disable	d 0	Enable or disable channel 23 Disable channel
	Enable		
v		1	Enable channel
Y	RW CH24 Disable	d 0	Enable or disable channel 24 Disable channel
	Enable		Enable channel
Z	RW CH25	. 1	Enable channel Enable or disable channel 25
_	Disable	d 0	Disable channel
	Disable		Disable charmer



Bit nur	mber		31 30 2	29 28	27 2	26 25	24	23 22	21 20 :	19 18	3 17	16	15	14 13	12	11 10	9	8	7 6	5	4	3 2	1 0
Id			f e	d c	b	a Z	Υ	x w v	VUT	S	R	Q	Р	O N	М	L K	J	1 1	1 0	i F	Е	ОС	ВА
Reset	0x00000000		0 0	0 0	0	0 0	0	0 0 0	0 0	0	0	0	0	0 0	0	0 0	0	0	0 (0	0	0 0	0 0
ld F	RW Field	Value Id	Value					Descri	ption														
		Enabled	1					Enable	chann	iel													
a F	RW CH26							Enable	or disa	able o	chan	nel	26										
		Disabled	0					Disable	e chanr	nel													
		Enabled	1					Enable	chann	iel													
b F	RW CH27							Enable	or disa	able o	chan	nel	27										
		Disabled	0					Disable	e chanr	nel													
		Enabled	1					Enable	chann	iel													
c F	RW CH28							Enable	or disa	able o	chan	nel	28										
		Disabled	0					Disable	e chanr	nel													
		Enabled	1					Enable	chann	iel													
d F	RW CH29							Enable	or disa	able o	chan	nel	29										
		Disabled	0					Disable	e chanr	nel													
		Enabled	1					Enable	chann	iel													
e F	RW CH30							Enable	or disa	able o	chan	nel	30										
		Disabled	0					Disable	e chanr	nel													
		Enabled	1					Enable	chann	iel													
f F	RW CH31							Enable	or disa	able o	chan	nel	31										
		Disabled	0					Disable	e chanr	nel													
		Enabled	1					Enable	chann	iel													

22.2.2 CHENSET

Address offset: 0x504

Channel enable set register

Read: reads value of CH{i} field in CHEN register.

Bit	numbe	er		31 30	29	9 28	27	26	25	24	23 2	2 2:	1 20	19	18	17	16	15	14	13	12	11 1	0 9	8	7	6	5	4	3 2	1	0
Id				f e	d	С	b	а	Z	Υ	ΧV	V V	/ U	Т	S	R	Q	Р	0	N	М	L k	(J	-1	Н	G	F	E [) С	В	Α
Res	et 0x0	0000000		0 0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0
Id	RW	Field	Value Id	Value	•						Desc	ript	tion																		
Α	RW	CH0									Chan	nel	0 er	nabl	e s	et re	egis	ter.	W	itin	g '0	' has	no	effe	ect						
			Disabled	0							Read	: ch	ann	el d	isal	oled	ı														
			Enabled	1							Read	: ch	ann	el e	nak	led															
			Set	1							Write	e: Ei	nabl	e ch	nan	nel															
В	RW	CH1									Chan	nel	1 er	nabl	e s	et re	egis	ter.	W	itin	g '0	' has	no	effe	ect						
			Disabled	0							Read	: ch	ann	el d	isal	olec	i														
			Enabled	1							Read	: ch	ann	el e	nak	led															
			Set	1							Write	e: Ei	nabl	e ch	nan	nel															
С	RW	CH2									Chan	nel	2 er	nabl	e s	et re	egis	ter.	W	itin	g '0	' has	no	effe	ect						
			Disabled	0							Read	: ch	ann	el d	isal	olec	ł														
			Enabled	1							Read	: ch	ann	el e	nak	led															
			Set	1							Write	e: Ei	nabl	e ch	nan	nel															
D	RW	CH3									Chan	nel	3 er	nabl	e s	et re	egis	ter.	W	itin	g '0	' has	no	effe	ect						
			Disabled	0							Read	: ch	ann	el d	isal	olec	ı														
			Enabled	1							Read	: ch	ann	el e	nak	led															
			Set	1							Write	e: Ei	nabl	e ch	nan	nel															
Ε	RW	CH4									Chan	nel	4 er	nabl	e s	et re	egis	ter.	W	itin	g '0	' has	no	effe	ect						
			Disabled	0							Read	: ch	ann	el d	isal	olec	l														
			Enabled	1							Read	: ch	ann	el e	nak	led															
			Set	1							Write																				
F	RW	CH5									Chan						-	ter.	W	itin	g '0	' has	no	effe	ect						
			Disabled	0							Read	: ch	ann	el d	isal	olec	ł														
			Enabled	1							Read	: ch	ann	el e	nat	led															
			Set	1							Write	e: Ei	nabl	e ch	nan	nel															



Bit r	number		31 30 2	29 28 2	7 26 2	25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			f e	d c l	о а	Z Y	XWVU T S R Q P O N M L K J I H G F E D C B A
Res	et 0x00000000		0 0	0 0 0	0 0	0 0	0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value				Description
G	RW CH6						Channel 6 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
		Set	1				Write: Enable channel
Н	RW CH7		_				Channel 7 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
	RW CH8	Set	1				Write: Enable channel Channel 8 enable set register. Writing '0' has no offest
'	NVV CHO	Disabled	0				Channel 8 enable set register. Writing '0' has no effect Read: channel disabled
		Enabled	1				Read: channel enabled
		Set	1				Write: Enable channel
J	RW CH9		-				Channel 9 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
		Set	1				Write: Enable channel
K	RW CH10						Channel 10 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
		Set	1				Write: Enable channel
L	RW CH11						Channel 11 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
		Set	1				Write: Enable channel
М	RW CH12						Channel 12 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
		Set	1				Write: Enable channel
N	RW CH13						Channel 13 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
	B	Set	1				Write: Enable channel
0	RW CH14	District	0				Channel 14 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled Set	1				Read: channel enabled Write: Enable channel
D	RW CH15	Jei	1				Channel 15 enable set register. Writing '0' has no effect
	KW CHIS	Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
		Set	1				Write: Enable channel
Q	RW CH16						Channel 16 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
		Set	1				Write: Enable channel
R	RW CH17						Channel 17 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
		Set	1				Write: Enable channel
S	RW CH18						Channel 18 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled
		Set	1				Write: Enable channel
Т	RW CH19						Channel 19 enable set register. Writing '0' has no effect
		Disabled	0				Read: channel disabled
		Enabled	1				Read: channel enabled



Rit n	umber		21 20 20 20 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	umber		f e d c b a Z Y	
	et 0x00000000		0 0 0 0 0 0 0 0	
Id	RW Field	Value Id	Value	Description
		Set	1	Write: Enable channel
U	RW CH20			Channel 20 enable set register. Writing '0' has no effect
•		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
٧	RW CH21			Channel 21 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
W	RW CH22			Channel 22 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
Χ	RW CH23			Channel 23 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
Υ	RW CH24			Channel 24 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
Z	RW CH25			Channel 25 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
а	RW CH26			Channel 26 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
b	RW CH27			Channel 27 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
С	RW CH28			Channel 28 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
d	RW CH29			Channel 29 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
е	RW CH30			Channel 30 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
f	RW CH31			Channel 31 enable set register. Writing '0' has no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel

22.2.3 CHENCLR

Address offset: 0x508

Channel enable clear register



Read: reads value of CH{i} field in CHEN register.

Bit r	number		3	1 30 2	9 28 27	26 25	24	23 22 21 2	0 19 1	8 17	16 15	14 13 1	12 11 1	0 9	8 7	6	5	4 3	2	1 0
Id			f	e d	d c b	a Z	Υ	X W V U	T 9	S R	Q P	0 N I	M L k	J	I H	G	F	E C) C	ВА
Res	et 0x000000	00	q	0 (0 0	0 0	0	0000	0 0	0 0	0 0	0 0	0 0 0	0	0 0	0	0	0 0	0	0 0
Id	RW Field	Value	ld V	alue				Description	1											
Α	RW CH0							Channel 0 e	enable	clear	registe	er. Writi	ng '0' h	as no	effe	t				
		Disab	led 0					Read: chan	nel disa	abled										
		Enabl	ed 1					Read: chan	nel ena	abled										
		Clear	1					Write: disal	ble cha	nnel										
В	RW CH1							Channel 1 e	enable	clear	registe	er. Writi	ng '0' h	as no	effec	t				
		Disab	led 0					Read: chan			-0		0 -							
		Enabl						Read: chan												
		Clear	1					Write: disal												
С	RW CH2	Cicai	1					Channel 2 e			rogista	r \A/riti	nα '0' h	25 D	offor	+				
C	NW CHZ	Disab	lad 0								egiste	:i. vviiti	iig U ii	as IIC	enec	. L				
		Disab						Read: chan												
		Enabl						Read: chan												
		Clear	1					Write: disal												
D	RW CH3							Channel 3 e			registe	er. Writi	ng '0' h	as no	etted	t				
		Disab						Read: chan												
		Enabl	ed 1					Read: chan												
		Clear	1					Write: disal	ble cha	nnel										
Ε	RW CH4							Channel 4 e	enable	clear	registe	er. Writi	ng '0' h	as no	effe	t				
		Disab	led 0					Read: chan	nel disa	abled										
		Enabl	ed 1					Read: chan	nel ena	abled										
		Clear	1				,	Write: disal	ble cha	nnel										
F	RW CH5							Channel 5 e	enable	clear	registe	er. Writi	ng '0' h	as no	effe	t				
		Disab	led 0					Read: chan	nel disa	abled										
		Enabl	ed 1					Read: chan	nel ena	abled										
		Clear	1				,	Write: disal	ble cha	nnel										
G	RW CH6							Channel 6 e	enable	clear	registe	er. Writi	ng '0' h	as no	effe	t				
		Disab	led 0					Read: chan	nel disa	abled										
		Enabl	ed 1					Read: chan	nel ena	abled										
		Clear	1					Write: disal	ble cha	nnel										
Н	RW CH7							Channel 7 e	enable	clear	registe	er. Writi	ng '0' h	as no	effec	t				
		Disab	led 0					Read: chan	nel disa	abled	_		_							
		Enabl	ed 1					Read: chan												
		Clear	1					Write: disal												
1	RW CH8							Channel 8 e			registe	r Writi	ng '0' h	as no	effec	t				
•		Disab	led 0					Read: chan			- CBIST			us						
		Enabl						Read: chan												
		Clear						Write: disal												
	RW CH9	Clear	1								rogista	r \A/ri+i	ng '0' h	26.06	offor	.+				
J	NW CH9	Disab	lad 0					Channel 9 e			egiste	:i. vviiti	iig U ii	as IIC	enec	. L				
		Disab						Read: chan												
		Enabl						Read: chan												
		Clear	1					Write: disal												
K	RW CH10							Channel 10			regis	ter. Wri	ting '0'	has r	o ette	ect				
		Disab						Read: chan												
		Enabl	ed 1					Read: chan	nel ena	abled										
		Clear	1					Write: disal												
L	RW CH11							Channel 11			regis	ter. Wri	ting '0'	has r	no effe	ect				
		Disab	led 0					Read: chan	nel disa	abled										
		Enabl	ed 1					Read: chan	nel ena	abled										
		Clear	1					Write: disal	ble cha	nnel										
М	RW CH12							Channel 12	enable	e clea	regis	ter. Wri	ting '0'	has r	o effe	ect				
		Disab	led 0					Read: chan	nel disa	abled										
		Enabl	ed 1					Read: chan	nel ena	abled										
		Clear	1					Write: disal	ble cha	nnel										
N	RW CH13							Channel 13	enable	e clea	regis	ter. Wri	ting '0'	has r	no effe	ect				



	number				25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ld Bas	at 0::00000000				Z Y X W V U T S R Q P O N M L K J I H G F E D C B
	et 0x00000000 RW Field	Value Id		0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	KW Field	Value Id Disabled	Value 0		Description Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
0	RW CH14	cicai	1		Channel 14 enable clear register. Writing '0' has no effect
U	KW CH14	Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
Р	RW CH15	cicui	•		Channel 15 enable clear register. Writing '0' has no effect
	NW CHIS	Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
Q	RW CH16		_		Channel 16 enable clear register. Writing '0' has no effect
~	5.125	Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
R	RW CH17	o.cu.	_		Channel 17 enable clear register. Writing '0' has no effect
		Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
S	RW CH18		_		Channel 18 enable clear register. Writing '0' has no effect
		Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
Т	RW CH19				Channel 19 enable clear register. Writing '0' has no effect
		Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
U	RW CH20				Channel 20 enable clear register. Writing '0' has no effect
		Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
٧	RW CH21				Channel 21 enable clear register. Writing '0' has no effect
		Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
w	RW CH22				Channel 22 enable clear register. Writing '0' has no effect
		Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
Х	RW CH23				Channel 23 enable clear register. Writing '0' has no effect
		Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
Υ	RW CH24				Channel 24 enable clear register. Writing '0' has no effect
		Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
Z	RW CH25				Channel 25 enable clear register. Writing '0' has no effect
		Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel
a	RW CH26				Channel 26 enable clear register. Writing '0' has no effect
		Disabled	0		Read: channel disabled
		Enabled	1		Read: channel enabled
		Clear	1		Write: disable channel



Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
Id		fedcb	a Z Y X W V U T S R Q P O N M L K J I H G	F E D C B A
Reset 0x00000000		0 0 0 0 0	0 0 0 00000000000000000	0 0 0 0 0 0
ld RW Field	Value Id	Value	Description	
b RW CH27			Channel 27 enable clear register. Writing '0' has no effect	
	Disabled	0	Read: channel disabled	
	Enabled	1	Read: channel enabled	
	Clear	1	Write: disable channel	
c RW CH28			Channel 28 enable clear register. Writing '0' has no effect	
	Disabled	0	Read: channel disabled	
	Enabled	1	Read: channel enabled	
	Clear	1	Write: disable channel	
d RW CH29			Channel 29 enable clear register. Writing '0' has no effect	
	Disabled	0	Read: channel disabled	
	Enabled	1	Read: channel enabled	
	Clear	1	Write: disable channel	
e RW CH30			Channel 30 enable clear register. Writing '0' has no effect	
	Disabled	0	Read: channel disabled	
	Enabled	1	Read: channel enabled	
	Clear	1	Write: disable channel	
f RW CH31			Channel 31 enable clear register. Writing '0' has no effect	
	Disabled	0	Read: channel disabled	
	Enabled	1	Read: channel enabled	
	Clear	1	Write: disable channel	

22.2.4 CH[0].EEP

Address offset: 0x510

Channel 0 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Id		A A A A A A A A A A A A A A A A A A A					
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $					
Id RW Field	Value Id	Value Description					
A RW EEP		Pointer to event register. Accepts only addresses to registers					

from the Event group.

22.2.5 CH[0].TEP

Address offset: 0x514 Channel 0 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Id		A A A A A A A A A A A A A A A A A A A					
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $					
Id RW Field	Value Id	Value Description					
A RW TEP		Pointer to task register. Accepts only addresses to registers					

Pointer to task register. Accepts only addresses to registers

from the Task group.

22.2.6 CH[1].EEP

Address offset: 0x518 Channel 1 event end-point



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id		A A A A A A A A A A A A A A A A A A A	АА
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
Id RW Field	Value Id	Value Description	
A RW EEP		Pointer to event register. Accepts only addresses to registers	

from the Event group.

22.2.7 CH[1].TEP

Address offset: 0x51C Channel 1 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers from the Task group.

22.2.8 CH[2].EEP

Address offset: 0x520 Channel 2 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.9 CH[2].TEP

Address offset: 0x524 Channel 2 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers from the Task group.

22.2.10 CH[3].EEP

Address offset: 0x528

Channel 3 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.11 CH[3].TEP

Address offset: 0x52C Channel 3 task end-point



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit number		31 30 29 28 27 26 23 24 23 22 21 20 19 18 17 16 13 14 13 12 11 10 9 8 7 6 3 4 3 2 1 0
Id		
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

from the Task group.

22.2.12 CH[4].EEP

Address offset: 0x530

Channel 4 event end-point

Id RW Field A RW EEP	Value Id	Value Description Pointer to event register. Accepts only addresses to registers
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		A A A A A A A A A A A A A A A A A A A
Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.13 CH[4].TEP

Address offset: 0x534 Channel 4 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers from the Task group.

22.2.14 CH[5].EEP

Address offset: 0x538

Channel 5 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.15 CH[5].TEP

Address offset: 0x53C Channel 5 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers from the Task group.

22.2.16 CH[6].EEP

Address offset: 0x540

Channel 6 event end-point



Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19	18 17 16 15 14 13 12 1	1 10 9 8 7 6 5 4 3 2	1 0
Id		AAAAA	A A A AAAA A	A A A A A A A	A A A A A A A A A .	АА
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0
Id RW Field	Value Id	Value	Description			
A RW EEP			Pointer to event re	gister. Accepts only addr	resses to registers	

from the Event group.

22.2.17 CH[6].TEP

Address offset: 0x544 Channel 6 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers from the Task group.

22.2.18 CH[7].EEP

Address offset: 0x548 Channel 7 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.19 CH[7].TEP

Address offset: 0x54C Channel 7 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers from the Task group.

22.2.20 CH[8].EEP

Address offset: 0x550

Channel 8 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.21 CH[8].TEP

Address offset: 0x554 Channel 8 task end-point



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id		A A A A A A A A A A A A A A A A A A A	A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 000 0 0 0 0 0 0 0 0 0	0 0
Id RW Field	Value Id	Value Description	
A RW TEP		Pointer to task register. Accepts only addresses to registers	

from the Task group.

22.2.22 CH[9].EEP

Address offset: 0x558

Channel 9 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.23 CH[9].TEP

Address offset: 0x55C Channel 9 task end-point

A RW TEP		Pointer to task register. Accepts only addresses to registers
ld RW Field	Value Id	Value Description
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		A A A A A A A A A A A A A A A A A A A
Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

from the Task group.

22.2.24 CH[10].EEP

Address offset: 0x560

Channel 10 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.25 CH[10].TEP

Address offset: 0x564

Channel 10 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers from the Task group.

22.2.26 CH[11].EEP

Address offset: 0x568

Channel 11 event end-point



ld RW Field	Value Id	Value	Description			
Reset 0x00000000		0 0 0 0	0 0 0 0 0000 0	000000	0 0 0 0 0 0 0 0	0 0 0 0 0
Id		A A A A	A A A A A A A A	4 A A A A A A	A A A A A A A	A A A A A
Bit number		31 30 29 28 3	27 26 25 24 23 22 21 20 1	9 18 17 16 15 14 13	12 11 10 9 8 7 6 5	4 3 2 1 0

22.2.27 CH[11].TEP

Address offset: 0x56C

Channel 11 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers

from the Task group.

from the Event group.

from the Event group.

22.2.28 CH[12].EEP

Address offset: 0x570

Channel 12 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

22.2.29 CH[12].TEP

Address offset: 0x574

Channel 12 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

from the Task group.

22.2.30 CH[13].EEP

Address offset: 0x578

Channel 13 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

Pointer to event register. Accepts only addresses to registers from the Event group.

22.2.31 CH[13].TEP

Address offset: 0x57C

Channel 13 task end-point



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id		A A A A A A A A A A A A A A A A A A A	A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 000 0 0 0 0 0 0 0 0 0	0 0
Id RW Field	Value Id	Value Description	
A RW TEP		Pointer to task register. Accepts only addresses to registers	

from the Task group.

22.2.32 CH[14].EEP

Address offset: 0x580

Channel 14 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.33 CH[14].TEP

Address offset: 0x584 Channel 14 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers from the Task group.

22.2.34 CH[15].EEP

Address offset: 0x588

Channel 15 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A	A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0
Id RW Field	Value Id	Value Description	
A RW EEP		Pointer to event register. Accepts only addresses to registers	

Pointer to event register. Accepts only addresses to registers from the Event group.

22.2.35 CH[15].TEP

Address offset: 0x58C

Channel 15 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Id		A A A A A A A A A A A A A A A A A A A	Α
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0	0
Id RW Field	Value Id	Value Description	
A RW TEP		Pointer to task register. Accepts only addresses to registers	

Pointer to task register. Accepts only addresses to registers from the Task group.

22.2.36 CH[16].EEP

Address offset: 0x590

Channel 16 event end-point



Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19	18 17 16 15 14 13 12 1	1 10 9 8 7 6 5 4 3 2	1 0
Id		AAAAA	A A A AAAA A	A A A A A A A	A A A A A A A A A .	АА
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0
Id RW Field	Value Id	Value	Description			
A RW EEP			Pointer to event re	gister. Accepts only addr	resses to registers	

from the Event group.

22.2.37 CH[16].TEP

Address offset: 0x594

Channel 16 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers from the Task group.

22.2.38 CH[17].EEP

Address offset: 0x598

Channel 17 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.39 CH[17].TEP

Address offset: 0x59C

Channel 17 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

ointer to task register. Accepts only addresses to registers from the Task group.

22.2.40 CH[18].EEP

Address offset: 0x5A0

Channel 18 event end-point

Reset 0x000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset 0x000000000 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0
Id	A A A A A A A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0

Pointer to event register. Accepts only addresses to registers from the Event group.

22.2.41 CH[18].TEP

Address offset: 0x5A4 Channel 18 task end-point



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

from the Task group.

22.2.42 CH[19].EEP

Address offset: 0x5A8

Channel 19 event end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW EEP		Pointer to event register. Accepts only addresses to registers

Pointer to event register. Accepts only addresses to registers

from the Event group.

22.2.43 CH[19].TEP

Address offset: 0x5AC Channel 19 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
ld RW Field	Value Id	Value Description
A RW TEP		Pointer to task register. Accepts only addresses to registers

Pointer to task register. Accepts only addresses to registers

from the Task group.

22.2.44 CHG[0]

Address offset: 0x800 Channel group 0

Bit n	umbe	er		31	30	29	28	27	21	6 25	5 2	4 2	23 2	22 2	21 20	0 1	9 1	8 :	17 :	L6	15	14	13	12 :	11 :	10	9	8	7	6	5	4	3 2	. 1	. 0
Id				f	е	d	С	b	а	Z	. Y	Y	Χ	W '	V U	Т	Γ 5	5	R	Q	Р	0	Ν	M	L	K	J	1	Н	G	F	E I) (В	A
Rese	et 0x0	0000000		0	0	0	0	0	0	0	C)	0	0 0	0 0	C	0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (
Id	RW	Field	Value Id	Va	lue							D)es	crip	tion	1																			
Α	RW	CH0										lr	nclu	ude	or e	xcl	ude	e cl	han	ne	0														
			Excluded	0								E	xcl	ude	9																				
			Included	1								Ir	nclu	ude																					
В	RW	CH1										Ir	nclu	ude	or e	xcl	ude	e cl	han	ne	1														
			Excluded	0								E	xcl	ude	9																				
			Included	1								Ir	nclu	ude																					
С	RW	CH2										Ir	nclu	ude	or e	xcl	ude	e cl	han	ne	2														
			Excluded	0								E	xcl	ude	9																				
			Included	1								Ir	nclu	ude																					
D	RW	CH3										Ir	nclu	ude	or e	xcl	ude	e cl	han	ne	3														
			Excluded	0								E	xcl	ude	9																				
			Included	1								Ir	nclu	ude																					
Е	RW	CH4										Ir	nclu	ude	or e	xcl	ude	e cl	han	ne	4														
			Excluded	0								E	xcl	ude	9																				
			Included	1								Ir	nclu	ude																					
F	RW	CH5										Ir	nclu	ude	or e	xcl	ude	e cl	han	ne	5														
			Excluded	0								E	xcl	ude	2																				
			Included	1								Ir	nclu	ude																					
G	RW	CH6										Ir	nclu	ude	or e	xcl	ude	e cl	han	ne	6														



Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			fedcbaZY XWVU TSRQPONMLKJIHGFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value Description
		Excluded	0 Exclude
		Included	1 Include
Н	RW CH7		Include or exclude channel 7
		Excluded	0 Exclude
ı	RW CH8	Included	1 Include Include or exclude channel 8
•	NW CHO	Excluded	0 Exclude
		Included	1 Include
J	RW CH9		Include or exclude channel 9
		Excluded	0 Exclude
		Included	1 Include
K	RW CH10		Include or exclude channel 10
		Excluded	0 Exclude
		Included	1 Include
L	RW CH11		Include or exclude channel 11
		Excluded	0 Exclude
N 4	DW CH12	Included	1 Include Include or exclude channel 12
М	RW CH12	Excluded	0 Exclude Channel 12
		Included	1 Include
N	RW CH13		Include or exclude channel 13
		Excluded	0 Exclude
		Included	1 Include
0	RW CH14		Include or exclude channel 14
		Excluded	0 Exclude
		Included	1 Include
Р	RW CH15		Include or exclude channel 15
		Excluded	0 Exclude
Q	RW CH16	Included	1 Include Include or exclude channel 16
ų	NW CITO	Excluded	0 Exclude
		Included	1 Include
R	RW CH17		Include or exclude channel 17
		Excluded	0 Exclude
		Included	1 Include
S	RW CH18		Include or exclude channel 18
		Excluded	0 Exclude
_	5111 51115	Included	1 Include
Т	RW CH19	Excluded	Include or exclude channel 19 0 Exclude
		Included	1 Include
U	RW CH20		Include or exclude channel 20
		Excluded	0 Exclude
		Included	1 Include
V	RW CH21		Include or exclude channel 21
		Excluded	0 Exclude
		Included	1 Include
W	RW CH22		Include or exclude channel 22
		Excluded	0 Exclude
Χ	RW CH23	Included	1 Include Include or exclude channel 23
^	NVV CHZ3	Excluded	0 Exclude 0 Exclude
		Included	1 Include
Υ	RW CH24		Include or exclude channel 24
		Excluded	0 Exclude



Bitı	number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id			fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Res	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value Description
		Included	1 Include
Z	RW CH25		Include or exclude channel 25
		Excluded	0 Exclude
		Included	1 Include
а	RW CH26		Include or exclude channel 26
		Excluded	0 Exclude
		Included	1 Include
b	RW CH27		Include or exclude channel 27
		Excluded	0 Exclude
		Included	1 Include
С	RW CH28		Include or exclude channel 28
		Excluded	0 Exclude
		Included	1 Include
d	RW CH29		Include or exclude channel 29
		Excluded	0 Exclude
		Included	1 Include
е	RW CH30		Include or exclude channel 30
		Excluded	0 Exclude
		Included	1 Include
f	RW CH31		Include or exclude channel 31
		Excluded	0 Exclude
		Included	1 Include

22.2.45 CHG[1]

Address offset: 0x804 Channel group 1

	umbe	er e		31	30	29.2	8 27	7 26	6 25	24	23	22 2	21 20	19	18	17	16	15	14 1	3 1	2 11	10	9	8	7	6	5 4	1 3	2	1	0
Id	umbe	.1										(W)																			-
	t 0x0	0000000										000																0 0			
	RW		Value Id		lue							scrip																			
A	RW	CH0										lude			de c	har	ne	10													
			Excluded	0							Exc	lude	2																		
			Included	1							Inc	lude																			
В	RW	CH1									Inc	lude	or e	xclu	de c	har	nne	l 1													
			Excluded	0							Exc	lude	2																		
			Included	1							Inc	lude																			
С	RW	CH2									Inc	lude	or e	xclu	de d	har	ne	12													
			Excluded	0							Exc	lude	9																		
			Included	1							Inc	lude																			
D	RW	CH3									Inc	lude	or e	xclu	de c	har	ne	13													
			Excluded	0							Exc	clude	2																		
			Included	1							Inc	lude																			
E	RW	CH4									Inc	lude	or e	xclu	de c	har	ne	l 4													
			Excluded	0							Exc	lude	2																		
			Included	1							Inc	lude																			
F	RW	CH5									Inc	lude	or e	xclu	de c	har	nne	15													
			Excluded	0							Exc	lude	2																		
			Included	1							Inc	lude																			
G	RW	CH6									Inc	lude	or e	xclu	de c	har	ne	l 6													
			Excluded	0							Exc	lude	2																		
			Included	1							Inc	lude																			
	RW	CH7									Inc	lude	or e	xclu	de c	har	ne	17													
Н																															



Bit n	umbe	r		31 30	29 28 2	27 26	25 24	23 22 21 20 1	.9 18	17	16 15	5 14	13 1	2 11	10	9 8	7	6	5 4	3 2	2 1	0
Id				f e	d c	b a	Z Y	X W V U T	T S	R	Q P	0	N N	ИL	K	JI	Н	G	F E	D (В	Α
Rese	t 0x0	0000000		0 0	0 0	0 0	0 0	0000	0 0	0	0 0	0	0 (0 0	0	0 0	0	0	0 0	0 (0	0
Id	RW	Field	Value Id	Value				Description														
			Included	1				Include														
I	RW	CH8						Include or excl	lude (char	nel 8	3										
			Excluded	0				Exclude														
			Included	1				Include														
J	RW	CH9						Include or excl	lude (char	nel 9)										
			Excluded	0				Exclude														
K	D\A/	CH10	Included	1				Include Include or excl	ممامد		nal 1	0										
K	NVV	CHIO	Excluded	0				Exclude	iuue (LIIdi	iiiei 1	U										
			Included	1				Include														
L	RW	CH11		_				Include or excl	lude d	chan	nel 1	1										
			Excluded	0				Exclude														
			Included	1				Include														
М	RW	CH12						Include or excl	lude d	chan	nel 1	2										
			Excluded	0				Exclude														
			Included	1				Include														
N	RW	CH13						Include or excl	lude d	chan	nel 1	3										
			Excluded	0				Exclude														
			Included	1				Include														
0	RW	CH14						Include or excl	lude (chan	nel 1	4										
			Excluded	0				Exclude														
_			Included	1				Include				_										
Р	RW	CH15	5 1 1 1	•				Include or excl	lude (chan	inel 1	.5										
			Excluded	0				Exclude														
Q	D\A/	CH16	Included	1				Include Include or excl	ludo d	chan	nol 1	_										
Q	IVV	CHIO	Excluded	0				Exclude	iuue (Liiai	iiiei 1	.0										
			Included	1				Include														
R	RW	CH17						Include or excl	lude d	chan	nel 1	7										
			Excluded	0				Exclude														
			Included	1				Include														
S	RW	CH18						Include or excl	lude d	chan	nel 1	8										
			Excluded	0				Exclude														
			Included	1				Include														
Т	RW	CH19						Include or excl	lude d	chan	nel 1	9										
			Excluded	0				Exclude														
			Included	1				Include														
U	RW	CH20	Evaluded	0				Include or excl	lude (chan	inel 2	0										
			Excluded Included	0				Exclude														
V	R\M	CH21	melaueu	1				Include Include or excl	lude 4	rhan	inel 2	1										
Ť		J. 121	Excluded	0				Exclude	auc (criai	2	•										
			Included	1				Include														
W	RW	CH22						Include or excl	lude d	chan	nel 2	2										
			Excluded	0				Exclude														
			Included	1				Include														
Χ	RW	CH23						Include or excl	lude d	chan	nel 2	3										
			Excluded	0				Exclude														
			Included	1				Include														
Υ	RW	CH24						Include or excl	lude d	chan	nel 2	4										
			Excluded	0				Exclude														
			Included	1				Include														
Z	RW	CH25	Forely deed	0				Include or excl	lude (char	inel 2	!5										
			Excluded	0				Exclude														
			Included	1				Include														



Bit	numbe	r		31	30	29 2	8 27	7 26	25	24	23	22 2	21 20	19	18	17	16	15 1	L4 13	12	11 1	0 9	8	7	6	5	4 3	2	1	0
Id				f	е	d	c b	а	Z	Υ	>	x w	V U	Т	S	R	Q	Р	O N	М	L F	(J	-1	Н	G	F	E C	С	В	Α
Res	et 0x0	0000000		0	0	0 (0 0	0	0	0		0 0 0	0 0	0	0	0	0	0	0 0	0	0 0	0	0	0	0	0	0 0	0	0	0
Id	RW I	Field	Value Id	Va	lue						De	escrip	tion																	
а	RW	CH26									Inc	clude	ore	xclu	de d	char	nel	26												
			Excluded	0							Ex	clude	ė																	
			Included	1							Inc	clude	:																	
b	RW	CH27									Inc	clude	or e	xclu	de d	char	nel	27												
			Excluded	0							Ex	clude	9																	
			Included	1							Inc	clude	!																	
С	RW	CH28									Inc	clude	or e	xclu	de d	har	nel	28												
			Excluded	0							Ex	clude	9																	
			Included	1							Inc	clude	:																	
d	RW	CH29									Inc	clude	or e	xclu	de d	char	nel	29												
			Excluded	0							Ex	clude	9																	
			Included	1							Inc	clude	:																	
е	RW	CH30									Inc	clude	or e	xclu	de d	har	nel	30												
			Excluded	0							Ex	clude	9																	
			Included	1							Inc	clude	:																	
f	RW	CH31									Inc	clude	ore	xclu	de d	har	nel	31												
			Excluded	0							Ex	clude	9																	
			Included	1							Inc	clude	:																	

22.2.46 CHG[2]

Address offset: 0x808 Channel group 2

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	fedcbaZY XWVU TSRQPONMLK JIHGFEDCBA
Reset 0x00000000	0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A RW CHO	Include or exclude channel 0
Excluded	0 Exclude
Included	1 Include
B RW CH1	Include or exclude channel 1
Excluded	0 Exclude
Included	1 Include
C RW CH2	Include or exclude channel 2
Excluded	0 Exclude
Included	1 Include
D RW CH3	Include or exclude channel 3
Excluded	0 Exclude
Included	1 Include
E RW CH4	Include or exclude channel 4
Excluded	0 Exclude
Included	1 Include
F RW CH5	Include or exclude channel 5
Excluded	0 Exclude
Included	1 Include
G RW CH6	Include or exclude channel 6
Excluded	0 Exclude
Included	1 Include
H RW CH7	Include or exclude channel 7
Excluded	0 Exclude
Included	1 Include
I RW CH8	Include or exclude channel 8
Excluded	0 Exclude
Included	1 Include



Bit r	number		31 30	29 28 2	27 26	25 24	23 22 21 20 19 18 17 16 1	5 14	13 12	2 11 1	10 9	8	7 6	5	4	3 2	1 (
Id							XWVUTSRQP										ВА
Res	et 0x00000000		0 0	0 0	0 0	0 0	00000000										0 0
Id	RW Field	Value Id	Value				Description										
J	RW CH9						Include or exclude channel !	9									
		Excluded	0				Exclude										
		Included	1				Include										
K	RW CH10						Include or exclude channel	10									
	626	Excluded	0				Exclude										
		Included	1				Include										
L	RW CH11		_				Include or exclude channel	11									
-	022	Excluded	0				Exclude										
		Included	1				Include										
М	RW CH12	meiadea	-				Include or exclude channel :	12									
IVI	NW CITZ	Excluded	0				Exclude	12									
		Included	1				Include										
NI	DW CH12	included	1				Include Include or exclude channel	12									
N	RW CH13	Fueluded	0					13									
		Excluded	0				Exclude										
		Included	1				Include										
0	RW CH14		_				Include or exclude channel :	14									
		Excluded	0				Exclude										
		Included	1				Include										
Р	RW CH15						Include or exclude channel :	15									
		Excluded	0				Exclude										
		Included	1				Include										
Q	RW CH16						Include or exclude channel	16									
		Excluded	0				Exclude										
		Included	1				Include										
R	RW CH17						Include or exclude channel :	17									
		Excluded	0				Exclude										
		Included	1				Include										
S	RW CH18						Include or exclude channel	18									
		Excluded	0				Exclude										
		Included	1				Include										
Т	RW CH19						Include or exclude channel	19									
		Excluded	0				Exclude										
		Included	1				Include										
U	RW CH20						Include or exclude channel 2	20									
		Excluded	0				Exclude										
		Included	1				Include										
٧	RW CH21						Include or exclude channel 2	21									
		Excluded	0				Exclude										
		Included	1				Include										
W	RW CH22						Include or exclude channel 2	22									
		Excluded	0				Exclude										
		Included	1				Include										
Х	RW CH23		_				Include or exclude channel 2	23									
	020	Excluded	0				Exclude										
		Included	1				Include										
Υ	RW CH24	meidaea	•				Include or exclude channel 2	24									
	NVV CIIZ4	Excluded	0				Exclude										
		Included	1				Include										
7	DW CHILE	iliciadea	1					25									
Z	RW CH25	Finalizado d	0				Include or exclude channel 2	25									
		Excluded	0				Exclude										
	D14/ 01/5	Included	1				Include										
а	RW CH26						Include or exclude channel 2	26									
		Excluded	0				Exclude										
		Included	1				Include										
b	RW CH27						Include or exclude channel	27									



Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		fedcbaZ'	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0	0 0000
Id RW Field	Value Id	Value	Description
	Excluded	0	Exclude
	Included	1	Include
c RW CH28			Include or exclude channel 28
	Excluded	0	Exclude
	Included	1	Include
d RW CH29			Include or exclude channel 29
	Excluded	0	Exclude
	Included	1	Include
e RW CH30			Include or exclude channel 30
	Excluded	0	Exclude
	Included	1	Include
f RW CH31			Include or exclude channel 31
	Excluded	0	Exclude
	Included	1	Include

22.2.47 CHG[3]

Address offset: 0x80C Channel group 3

ni. I																						_		_				_	
Bit number											22 21																		
Id											(WV																		
Reset 0x000					0 0	0	0	0			000		0	0	0	0	0	0	0 (0	0	0	0	0	0 (0 0	0	0	0 (
ld RW Fi	ield	Value Id	Val	lue					١	Des	script	ion																	
A RW (CH0								I	nc	lude c	or ex	cluc	de c	har	ne	0												
		Excluded	0						E	Exc	clude																		
		Included	1						I	nc	lude																		
B RW (CH1								ı	nc	lude c	or ex	cluc	de c	har	ne	1												
		Excluded	0						E	Exc	clude																		
		Included	1						I	nc	lude																		
C RW C	CH2								I	nc	lude o	or ex	cluc	de d	har	ne	2												
		Excluded	0						E	Exc	clude																		
		Included	1						I	nc	lude																		
D RW (CH3								ı	nc	lude c	or ex	cluc	de c	har	ne	3												
		Excluded	0						E	Exc	clude																		
		Included	1						ı	nc	lude																		
E RW (CH4								ı	nc	lude c	or ex	cluc	de c	har	ne	4												
		Excluded	0						E	Exc	lude																		
		Included	1						ı	nc	lude																		
F RW C	CH5								ı	nc	lude c	or ex	cluc	de c	har	nne	15												
		Excluded	0						E	Exc	clude																		
		Included	1						ı	nc	lude																		
G RW (CH6								ı	nc	lude c	or ex	cluc	de c	har	ne	6												
		Excluded	0						E	Exc	clude																		
		Included	1						ı	nc	lude																		
H RW (CH7								ı	nc	lude c	or ex	cluc	de c	har	nne	7												
		Excluded	0						E	Exc	lude																		
		Included	1						ı	nc	lude																		
I RW (CH8								ı	nc	lude c	or ex	cluc	de c	har	ne	8												
		Excluded	0						E	Exc	lude																		
		Included	1						ı	nc	lude																		
J RW (CH9								- 1	nc	lude c	or ex	cluc	de c	har	nne	9												
		Excluded	0						E	Exc	lude																		
		Included	1						ı	nc	lude																		
K RW (CH10								ı	nc	lude c	or ex	cluc	de c	har	ne	10												



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		fedcbaZY	'XWVU TSRQPONMLKJIHGFEDCBA
Reset 0x0000000	0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
	Excluded	0	Exclude
	Included	1	Include
L RW CH11	Friedrick and	0	Include or exclude channel 11
	Excluded Included	0	Exclude Include
M RW CH12	ilicidded	1	Include or exclude channel 12
W KW CHIZ	Excluded	0	Exclude
	Included	1	Include
N RW CH13			Include or exclude channel 13
	Excluded	0	Exclude
	Included	1	Include
O RW CH14			Include or exclude channel 14
	Excluded	0	Exclude
	Included	1	Include
P RW CH15			Include or exclude channel 15
	Excluded	0	Exclude
0 814 6146	Included	1	Include
Q RW CH16	Evoludo d	0	Include or exclude channel 16 Exclude
	Excluded Included	1	Include
R RW CH17	iliciadea	1	Include or exclude channel 17
	Excluded	0	Exclude
	Included	1	Include
S RW CH18			Include or exclude channel 18
	Excluded	0	Exclude
	Included	1	Include
T RW CH19			Include or exclude channel 19
	Excluded	0	Exclude
	Included	1	Include
U RW CH20	5 1 1 1		Include or exclude channel 20
	Excluded Included	0	Exclude
V RW CH21	included	1	Include Include or exclude channel 21
V NVV CHZI	Excluded	0	Exclude
	Included	1	Include
W RW CH22			Include or exclude channel 22
	Excluded	0	Exclude
	Included	1	Include
X RW CH23			Include or exclude channel 23
	Excluded	0	Exclude
	Included	1	Include
Y RW CH24			Include or exclude channel 24
	Excluded	0	Exclude
7 DW CH2E	Included	1	Include
Z RW CH25	Excluded	0	Include or exclude channel 25 Exclude
	Included	1	Include
a RW CH26			Include or exclude channel 26
	Excluded	0	Exclude
	Included	1	Include
b RW CH27			Include or exclude channel 27
	Excluded	0	Exclude
	Included	1	Include
c RW CH28			Include or exclude channel 28
	Excluded	0	Exclude



Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		fedcbaZY	XWVU T S R Q P O N M L K J I H G F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0 0	0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
	Included	1	Include
d RW CH29			Include or exclude channel 29
	Excluded	0	Exclude
	Included	1	Include
e RW CH30			Include or exclude channel 30
	Excluded	0	Exclude
	Included	1	Include
f RW CH31			Include or exclude channel 31
	Excluded	0	Exclude
	Included	1	Include

22.2.48 CHG[4]

Address offset: 0x810 Channel group 4

	idililoi gioup 4																											
Bit	number									23 22 21 2																		
Id			f	e d	d c	b	а	Z	Υ	XWVL	Т	S	R	Q	Р	0	N N	1 L	K	J	1	Н	G	FI	E C) C	В	Α
Res	set 0x00000000		0	0 (0 0	0	0	0	0	0000	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 (0 0	0	0	0
Id	RW Field	Value Id	Valu	ıe					- 1	Descriptio	n																	
Α	RW CH0								I	include or	exclu	ide	cha	nne	Ι0													
		Excluded	0						E	Exclude																		
		Included	1						I	Include																		
В	RW CH1								ı	include or	exclu	de	cha	nne	l 1													
		Excluded	0						E	Exclude																		
		Included	1						ı	Include																		
С	RW CH2								I	nclude or	exclu	de	cha	nne	12													
		Excluded	0						E	Exclude																		
		Included	1						I	Include																		
D	RW CH3								ı	Include or	exclu	de	cha	nne	13													
		Excluded	0						E	Exclude																		
		Included	1						- 1	Include																		
E	RW CH4								I	nclude or	exclu	de	cha	nne	I 4													
		Excluded	0						E	Exclude																		
		Included	1						I	Include																		
F	RW CH5								ı	include or	exclu	de	cha	nne	15													
		Excluded	0						E	Exclude																		
		Included	1						ı	Include																		
G	RW CH6								I	include or	exclu	ide	cha	nne	l 6													
		Excluded	0						E	Exclude																		
		Included	1						I	Include																		
Н	RW CH7								I	include or	exclu	ide	cha	nne	l 7													
		Excluded	0						E	Exclude																		
		Included	1						I	Include																		
I	RW CH8								I	include or	exclu	ide	cha	nne	l 8													
		Excluded	0						E	Exclude																		
		Included	1						I	Include																		
J	RW CH9								I	include or	exclu	ide	cha	nne	19													
		Excluded	0						E	Exclude																		
		Included	1						I	Include																		
K	RW CH10								I	nclude or	exclu	de	cha	nne	l 10													
		Excluded	0						E	Exclude																		
		Included	1						I	Include																		
L	RW CH11								I	Include or	exclu	de	cha	nne	l 11													
		Excluded	0						E	Exclude																		



	numbe	er					4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld Rese	et 0x0	000000					'XWVU TSRQPONMLKJIHGFEDCBA 10000 000000000000000000000000
Id	RW		Value Id	Value			Description
			Included	1			Include
М	RW	CH12					Include or exclude channel 12
			Excluded	0			Exclude
			Included	1			Include
N	RW	CH13					Include or exclude channel 13
			Excluded	0			Exclude
			Included	1			Include
0	RW	CH14	moradea	-			Include or exclude channel 14
•		0.121	Excluded	0			Exclude
			Included	1			Include
Р	RW	CH15		_			Include or exclude channel 15
•		51125	Excluded	0			Exclude
			Included	1			Include
Q	R\//	CH16	meiaaca	-			Include or exclude channel 16
ų	11.00	CHIO	Excluded	0			Exclude
			Included	1			Include
R	D\A/	CH17	iliciuded				Include or exclude channel 17
N	NVV	CHI7	Evaludad	0			Exclude of exclude channel 17
			Excluded				
_	D\A/	CU10	Included	1			Include
S	KVV	CH18	Footode d	0			Include or exclude channel 18
			Excluded	0			Exclude
-	D) 4 /	CUAO	Included	1			Include
Т	RW	CH19		_			Include or exclude channel 19
			Excluded	0			Exclude
			Included	1			Include
U	RW	CH20		_			Include or exclude channel 20
			Excluded	0			Exclude
			Included	1			Include
V	RW	CH21		_			Include or exclude channel 21
			Excluded	0			Exclude
			Included	1			Include
W	RW	CH22	5 1 1 1				Include or exclude channel 22
			Excluded	0			Exclude
.,		01100	Included	1			Include
Х	RW	CH23	5 1 1 1				Include or exclude channel 23
			Excluded	0			Exclude
			Included	1			Include
Υ	RW	CH24	5 1 1 1				Include or exclude channel 24
			Excluded	0			Exclude
_			Included	1			Include
Z	RW	CH25	5 1 1 1				Include or exclude channel 25
			Excluded	0			Exclude
	D) 4 /	CURC	Included	1			Include
а	RW	CH26	5 1 1 1				Include or exclude channel 26
			Excluded	0			Exclude
		CUDZ	Included	1			Include
b	RW	CH27	Freeholde d	0			Include or exclude channel 27
			Excluded	0			Exclude
			Included	1			Include
С	RW	CH28		_			Include or exclude channel 28
			Excluded	0			Exclude
			Included	1			Include
d	RW	CH29					Include or exclude channel 29
			Excluded	0			Exclude
			Included	1			Include



Bit r	number		31	30 2	9 :	28 2	27	26 2	25	24	23 2	2 2	1 20	19	18	17	16	15	14	13 1	2 11	10	9	8	7	6	5	4	3	2	1 0
Id			f	e e	d	С	b	а	Z	Υ	Χ	w v	√ U	Т	S	R	Q	Р	О	N N	ИL	K	J	1	Н	G	F	Ε	D	С	ВА
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 0
ld	RW Field	Value Id	Val	lue							Desc	crip	tion																		
е	RW CH30										Inclu	ıde	or ex	clu	de d	har	nne	I 30	1												
		Excluded	0								Excl	ude																			
		Included	1								Inclu	ıde																			
f	RW CH31										Inclu	ıde	or ex	clu	de d	har	nne	l 31													
		Excluded	0								Excl	ude																			
		Included	1								Inclu	ıde																			

22.2.49 CHG[5]

Address offset: 0x814 Channel group 5

Ch	annel group 5			
Bit r	number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			f edcbaZ	Y XWVU T S R Q P O N M L K J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0	0 0000 0000000000000000000000
Id	RW Field	Value Id	Value	Description
Α	RW CH0			Include or exclude channel 0
		Excluded	0	Exclude
		Included	1	Include
В	RW CH1			Include or exclude channel 1
		Excluded	0	Exclude
		Included	1	Include
С	RW CH2			Include or exclude channel 2
		Excluded	0	Exclude
		Included	1	Include
D	RW CH3			Include or exclude channel 3
		Excluded	0	Exclude
		Included	1	Include
Е	RW CH4			Include or exclude channel 4
		Excluded	0	Exclude
		Included	1	Include
F	RW CH5			Include or exclude channel 5
		Excluded	0	Exclude
		Included	1	Include
G	RW CH6			Include or exclude channel 6
		Excluded	0	Exclude
		Included	1	Include
Н	RW CH7			Include or exclude channel 7
		Excluded	0	Exclude
		Included	1	Include
I	RW CH8			Include or exclude channel 8
		Excluded	0	Exclude
		Included	1	Include
J	RW CH9			Include or exclude channel 9
		Excluded	0	Exclude
		Included	1	Include
K	RW CH10			Include or exclude channel 10
		Excluded	0	Exclude
		Included	1	Include
L	RW CH11			Include or exclude channel 11
		Excluded	0	Exclude
		Included	1	Include
М	RW CH12			Include or exclude channel 12
		Excluded	0	Exclude
		Included	1	Include



Bit r	number		31 30 2	29 28 2	7 26 2	25 24	23 22 21 20 19 18 17 16 15 14	13 12	2 11	10 9	8	7 (6 5	4	3 2	1
Id							X W V U T S R Q P O									СВ
Res	et 0x000000	00					000000000									0 0
Id	RW Field	Value Id	Value				Description									
N	RW CH13						Include or exclude channel 13									
		Excluded	0				Exclude									
		Included	1				Include									
0	RW CH14						Include or exclude channel 14									
•		Excluded	0				Exclude									
		Included	1				Include									
Р	RW CH15		_				Include or exclude channel 15									
		Excluded	0				Exclude									
		Included	1				Include									
Q	RW CH16		-				Include or exclude channel 16									
ų.	NW CITE	Excluded	0				Exclude									
		Included	1				Include									
R	RW CH17		•				Include or exclude channel 17									
IX	NW CIII/	Excluded	0				Exclude									
		Included	1				Include									
c	DW CHIA		1													
S	RW CH18		0				Include or exclude channel 18									
		Excluded	0				Exclude									
-	DIA CHAO	Included	1				Include									
T	RW CH19		_				Include or exclude channel 19									
		Excluded	0				Exclude									
		Included	1				Include									
U	RW CH20						Include or exclude channel 20									
		Excluded	0				Exclude									
		Included	1				Include									
V	RW CH21						Include or exclude channel 21									
		Excluded	0				Exclude									
		Included	1				Include									
W	RW CH22						Include or exclude channel 22									
		Excluded	0				Exclude									
		Included	1				Include									
Х	RW CH23						Include or exclude channel 23									
		Excluded	0				Exclude									
		Included	1				Include									
Υ	RW CH24						Include or exclude channel 24									
		Excluded	0				Exclude									
		Included	1				Include									
Z	RW CH25						Include or exclude channel 25									
		Excluded	0				Exclude									
		Included	1				Include									
а	RW CH26						Include or exclude channel 26									
		Excluded	0				Exclude									
		Included	1				Include									
b	RW CH27						Include or exclude channel 27									
		Excluded	0				Exclude									
		Included	1				Include									
С	RW CH28						Include or exclude channel 28									
		Excluded	0				Exclude									
		Included	1				Include									
d	RW CH29						Include or exclude channel 29									
		Excluded	0				Exclude									
		Included	1				Include									
е	RW CH30						Include or exclude channel 30									
		Excluded	0				Exclude									
		Included	1				Include									
f	RW CH31						Include or exclude channel 31									



Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18	17 16 15 14 1	13 12 11 10 9	8 7 6 5	4 3 2 1 0
Id		f e d c b	a Z Y X W V U T S	RQPO	N M L K J	I H G F	E D C B A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0 0	0 0 0 0	0 0 0 0 0
Id RW Field	Value Id	Value	Description				
ld RW Field	Value ld Excluded	Value 0	Description Exclude				

22.2.50 FORK[0].TEP

Address offset: 0x910 Channel 0 task end-point

Bit r	number		31	30	29	28	27	26	25	24	23	22	21	20	19 :	18	17	16	15	14 :	l3 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id			A	AA	Α	Α	Α	Α	Α	Α		4 Δ	Α Α	١.	Α	Α	Α	Α	Α	Α	A A	۱ ۸	A A	Α	Α	Α	Α	Α	Α	A	Δ.	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0		0 0	0 0)	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 (0	0 0
Id	RW Field	Value Id	Va	lue							De	scr	iptic	on																		
Α	RW TEP							Ро	inte	er t	o ta	sk	regis	ster																		

22.2.51 FORK[1].TEP

Address offset: 0x914 Channel 1 task end-point

Bit number	31 30 29 28	8 27 26 25 24 23 22 21 20 19	18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0							
Id	AAAA	A A A A A AAAA A	AAAAAA	A A A A A A A A A A A							
Reset 0x00000000	0 0 0 0	0 0 0 0 0 0000 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0							
Id RW Field Value I	Value	Description									
A RW TEP	RW TEP Pointer to task register										

22.2.52 FORK[2].TEP

Address offset: 0x918 Channel 2 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW TFP		Pointer to task register

22.2.53 FORK[3].TEP

Address offset: 0x91C Channel 3 task end-point

Bit	number		31	30	29	28	27	26	25	24	23	22	21	20 1	9 1	.8 1	7 1	6 15	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	1 0
Id			A	A	Α	Α	Α	Α	Α	Α	,	4 A	АА	. /	4 /	4 Α	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	\ <i>A</i>	A A
Res	et 0x00000000		0	0	0	0	0	0	0	0	(0 0	0 0	(0 (0 () (0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	lue							De	scr	iptic	n																		
Α	RW TEP							Ро	inte	er t	o ta	sk ı	egis	ter																		

22.2.54 FORK[4].TEP

Address offset: 0x920 Channel 4 task end-point



Bitr	number		31	30	29	28	27	26	25	24	23	22	21	20 1	19 1	18	17 :	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)
Id			A	A	Α	Α	Α	Α	Α	Α		ΑА	АА		Α ,	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Ą
Res	et 0x00000000		0	0	0	0	0	0	0	0		0 0	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	o
Id	RW Field	Value Id	Va	lue							De	scr	iptio	n																				

22.2.55 FORK[5].TEP

Address offset: 0x924 Channel 5 task end-point

Bit	number		31	30	29	28	27	26	25	24	23	22	21	20 1	19 1	18 1	17 :	16	15 1	14 1	L3 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id			A	AA	Α	Α	Α	Α	Α	Α		A A	ΑА	١	Α.	A	Α	Α	Α	Α	A .	Δ,	Α	A	Α	Α	Α	Α	Α	Α .	Δ.	АА
Re	set 0x00000000		0	0	0	0	0	0	0	0		0 0	0 0)	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	lue							De	SCI	iptic	on																		
Α	RW TEP							Ро	inte	er t	o ta	ısk	regis	ter																		

22.2.56 FORK[6].TEP

Address offset: 0x928 Channel 6 task end-point

Bit	number		31	30	29	28	27	26	25	24	23	22	21 2	0 19	18	3 17	16	15	14	13 :	12	11 1	.0 9	9 8	7	6	5	4	3	2	1	0
Id			A	AA	Α	Α	Α	Α	Α	Α	А	Α	ΑА	Α	Α	Α	Α	Α	Α	Α	Α	A	4 4	\ <i>\</i>	A	Α	Α	Α	Α	Α	Α	Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Va	lue							Des	cri	otior	1																		
Α	RW TEP							Ро	inte	er t	o tas	k re	egist	er																		Τ

22.2.57 FORK[7].TEP

Address offset: 0x92C Channel 7 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id		A A A A A A A A A A A A A A A A A A A	А А
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0	0 0
Id RW Field	Value Id	Value Description	
Δ R\M TED		Pointer to tack register	

A RW TEP Pointer to task register

22.2.58 FORK[8].TEP

Address offset: 0x930 Channel 8 task end-point

Bit numl	ber		31 30 29 28 2	27 26 25 24	23 22 21 20 1	19 18 17	16 15	14 13	3 12 3	11 10	9	8 7	6	5	4	3 2	1	0
Id			A A A A	A A A A	AAAA	A A A	АА	A A	Α	А А	A	А А	Α	Α	Α ,	А А	Α	Α
Reset 0x	c00000000		0 0 0 0	0 0 0 0	0000	0 0 0	0 0	0 0	0	0 0	0	0 0	0	0	0	0 0	0	0
Id RV	V Field	Value Id	Value		Description													
Δ Β\Δ	/ TEP			Dointorto	task register													

22.2.59 FORK[9].TEP

Address offset: 0x934 Channel 9 task end-point

В	it number		31	L 30	29	28	27	26	25	5 2	4 2	23 2	22 2	21 2	20 1	19 1	18 :	17	16	15	14	13	12	11 :	10	9	8	7	6	5	4	3 2	2 1	1 0
Id	l		1	ΔА	Α	Α	Α	Α	Α	A	4	Α	A	A A		A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A /	A A
R	eset 0x00000000		0	0	0	0	0	0	0	()	0	0 (0 0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	lue							C)es	crip	tio	n																			
^	DW TED							ъ.						_:																				

RW TEP Pointer to task register



22.2.60 FORK[10].TEP

Address offset: 0x938

Channel 10 task end-point

Bit	number		3	1 30	29	9 28	3 27	7 26	25	24	23	22	21	20 1	9 1	8 1	7 1	6 1	5 14	4 13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id				ΑА	A	A	Α	A	Α	Α		ΑА	Α Α	. 1	Α Α	Δ	\ <i>A</i>	\ <i>A</i>	Α Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Δ.	АА
Re	et 0x00000000		0	0	0	0	0	0	0	0		0 0	0 0	(0 (0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	V	alue	•						De	escr	iptic	n																		
Α	RW TEP							Po	int	er t	o ta	isk	regis	ter																		

Pointer to task register

22.2.61 FORK[11].TEP

Address offset: 0x93C Channel 11 task end-point

Bit	number		31	30	29	28	27	26	25	24	4 2	3 2	2 2	21 20	0 19	9 18	3 1	7 1	5 1	5 1	4 1	3 12	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id			A	A A	Α	Α	Α	Α	Α	Δ	4	Α	A A	AΑ	Α	Α	. 4	. 4		A /	\ <i>A</i>	Δ Δ	. 4	Α	. A	Α	Α	Α	Α	Α	Α	Α	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0)	0	0 0	0 (0	0	0	0	() () (0	0	0	0	0	0	0	0	0	0	0	0 0
ld	RW Field	Value Id	Va	lue							D	es	crip	tion	1																		
Α	RW TEP							Ро	int	er 1	to t	asl	c re	giste	er																		

22.2.62 FORK[12].TEP

Address offset: 0x940

Channel 12 task end-point

В	it nu	umber		33	1 30	29	28	3 2	7 2	6 2	25 2	24 :	23 2	22 :	21 2	0 19	18	3 17	16	15	14	13 1	.2 :	11 1	0 9	8	7	6	5	4	3	2	1	O
Ic					ΑА	Α	Α	. 4	Α Α	۱ ۸	Α	Α	Α	A	ΔА	Α	Α	Α	Α	Α	Α	Α.	Α	A A	۸ 4	A A	Α	Α	Α	Α	Α	Α	A	Δ
R	ese	t 0x00000000		0	0	0	0	C	0) (0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	D
Ic	1	RW Field	Value Id	Va	alue	:						1	Des	crip	otion	1																		
Α		RW TEP							P	oin	nter	r to	tas	k re	gist	er																		_

22.2.63 FORK[13].TEP

Address offset: 0x944

Channel 13 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id		A A A A A A A A A A A A A A A A A A A	АА
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0	0 0
Id RW Field	Value Id	Value Description	
A RW TEP		Pointer to task register	

22.2.64 FORK[14].TEP

Address offset: 0x948

Channel 14 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value Description
A RW TEP		Pointer to task register

22.2.65 FORK[15].TEP

Address offset: 0x94C Channel 15 task end-point



Bit r	umber		31	. 30	29	28	27	26	25	24	1 23	3 2	2 2:	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id			1	A A	Α	Α	Α	Α	Α	Α		A	ΑА	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	۱,	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0		0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) (0 0
Id	RW Field	Value Id	Va	lue							D	esc	ript	ion																			
Α	RW TEP							Ро	int	er t	to t	ask	reg	iste	r																		

22.2.66 FORK[16].TEP

Address offset: 0x950

Channel 16 task end-point

Bit	number		31	L 30	29	28	27	26	25	24	1 23	3 2	2 21	L 20	19	18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 :	1 0
Id			,	ΔА	Α	Α	Α	Α	Α	Α		A	ΑА	Α	Α	Α	Α	Α	Α	Α	A	Δ ,	A A	Α	Α	Α	Α	Α	Α	A A	Α Α	А А
Re	et 0x00000000		0	0	0	0	0	0	0	0		0	0 0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	alue							De	esc	ript	ion																		
Α	RW TEP							Ро	inte	er t	to ta	sk	reg	iste	r																	

22.2.67 FORK[17].TEP

Address offset: 0x954

Channel 17 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register

7 NW 121 Tomics to task region

22.2.68 FORK[18].TEP

Address offset: 0x958

Channel 18 task end-point

Bit numbe	r		31	30	29 2	28 2	27 2	26 2	25 :	24	23 2	2 2:	L 20	19	18	17	16	15 :	14 1	L3 1	.2 1	1 1	0 9	8	7	6	5	4	3	2	1	0
Id			Α	Α	Α	A	Α	Α	Α	Α	Α	ΑА	Α	Α	Α	Α	Α	Α	Α	Α.	Α ,	\ <i>A</i>	A A	. A	Α	Α	Α	Α	Α	Α	Α	Α
Reset 0x0	0000000		0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0
ld RW	Field \	/alue Id	Val	ue						- 1	Desc	ript	ion																			
A RW	TEP						F	Poir	nte	r to	task	reg	iste	r																		

22.2.69 FORK[19].TEP

Address offset: 0x95C

Channel 19 task end-point

Bit	number		3	1 30	29	28	27	26	25	24	23	22	21	20 1	19 1	.8 1	7 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2 :	1 0
Id				ΑА	. A	Α	Α	Α	Α	Α		A A	ΑА	١.	Α,	4 Α	A A	Δ Δ	. A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱ ۸	А А
Re	set 0x00000000		0	0	0	0	0	0	0	0		0 0	0 0)	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	V	alue	9						De	esci	iptic	on																		
Α	RW TEP							Ро	int	er t	o ta	isk	regis	ter																		

22.2.70 FORK[20].TEP

Address offset: 0x960

Channel 20 task end-point

ld RW Field	Value Id	Value	Description	1		
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0
Id		AAAAA	A A A A A A A	AAAAA	A A A A A A	A A A A A A A A
Bit number		31 30 29 28 27 2	26 25 24 23 22 21 2	0 19 18 17 16 15	14 13 12 11 10 9	8 7 6 5 4 3 2 1 0

RW TEP Pointer to task register



22.2.71 FORK[21].TEP

Address offset: 0x964

Channel 21 task end-point

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Id Reset 0x00000000 Id RW Field Value Id RW TEP Pointer to task register

22.2.72 FORK[22].TEP

Address offset: 0x968

Channel 22 task end-point

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit number Id Reset 0x00000000 Id RW Field Value Id Description RW TEP Pointer to task register

22.2.73 FORK[23].TEP

Address offset: 0x96C

Channel 23 task end-point

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit number Ιd Reset 0x00000000 ld RW Field Value Id Value Description RW TEP Pointer to task register

22.2.74 FORK[24].TEP

Address offset: 0x970

Channel 24 task end-point

Bit	number		31 3	0 29	28	27	26	25	24	23 2	2 2	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id			A A	A	Α	Α	Α	Α	Α	Α	ΑА	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Re	et 0x00000000		0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Valu	e						Desc	rip	tion																				
۸	DW/ TED						Do:	n+ 0	- + -	+ocl.		-it.																				

A RW TEP Pointer to task register

22.2.75 FORK[25].TEP

Address offset: 0x974

Channel 25 task end-point

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reset 0x00000000 ld RW Field Value Id Description RW TEP Pointer to task register

22.2.76 FORK[26].TEP

Address offset: 0x978

Channel 26 task end-point



Bit	number		31	30	29	28	27	26	25	5 24	4 23	3 2:	2 2:	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 :	1)
Id			1	AA	Α	Α	Α	Α	Α	Α	١.	A	4 A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	Δ,	A	4
Res	et 0x00000000		0	0	0	0	0	0	0	0)	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0)
Id	RW Field	Value Id	Va	lue							D	esc	ript	ion																				
Α	RW TEP							Ро	int	er t	to t	ask	reg	iste	r																			

22.2.77 FORK[27].TEP

Address offset: 0x97C

Channel 27 task end-point

Bit	number		31	L 30	29	28	27	26	25	24	1 23	3 2	2 21	L 20	19	18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 :	1 0
Id			,	ΔА	Α	Α	Α	Α	Α	Α		A	ΑА	Α	Α	Α	Α	Α	Α	Α	A	Δ ,	A A	Α	Α	Α	Α	Α	Α	A A	Α Α	А А
Re	et 0x00000000		0	0	0	0	0	0	0	0		0	0 0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	alue							De	esc	ript	ion																		
Α	RW TEP							Ро	inte	er t	to ta	sk	reg	iste	r																	

22.2.78 FORK[28].TEP

Address offset: 0x980

Channel 28 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} & & & & & & & & & & & & & & & & & & &$
Id RW Field	Value Id	Value Description
A RW TEP		Pointer to task register

22.2.79 FORK[29].TEP

Address offset: 0x984

Channel 29 task end-point

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value Description
Δ RW TEP		Pointer to task register

22.2.80 FORK[30].TEP

Address offset: 0x988

Channel 30 task end-point

Bit	number		3	1 30	29	28	27	7 26	25	24	23	22	21	20 1	19 1	.8 1	7 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2 :	1 0
Id				ΑА	. A	Α	Α	Α	Α	Α		A A	ΑА	١.	Α,	Δ ,	A A	Δ Δ	. A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱ ۸	А А
Re	set 0x00000000		0	0	0	0	0	0	0	0		0 0	0 0)	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	V	Value Description																												
Α	RW TEP	Pointer to task register																														

22.2.81 FORK[31].TEP

Address offset: 0x98C

Channel 31 task end-point

ld RW Fie	d Value Id	Value	Description			
Reset 0x000	0000	0 0 0 0 0	0 0 0 0 0000	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0 0
Id		AAAAA	A A A A A A A A A	A A A A A A	A A A A A	A A A A A A A
Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20	19 18 17 16 15 14	13 12 11 10 9 8	7 6 5 4 3 2 1 0

RW TEP Pointer to task register





23 RADIO — 2.4 GHz Radio

The RADIO contains a 2.4 GHz radio receiver and a 2.4 GHz radio transmitter that is compatible with Nordic's proprietary 1 Mbps and 2 Mbps radio modes in addition to 1 Mbps and 2 Mbps *Bluetooth*[®] low energy mode.

EasyDMA in combination with an automated packet assembler and packet disassembler, and an automated CRC generator and CRC checker, makes it very easy to configure and use the RADIO. See *Figure 29: RADIO block diagram* on page 205 for details.




Figure 29: RADIO block diagram

The RADIO includes a Device Address Match unit and an interframe spacing control unit that can be utilized to simplify address white listing and interframe spacing respectively, in *Bluetooth* Smart and similar applications.

The RADIO also includes a Received Signal Strength Indicator (RSSI) and a bit counter. The bit counter generates events when a preconfigured number of bits have been sent or received by the RADIO.

23.1 EasyDMA

The RADIO use EasyDMA for reading and writing of data packets from and to the RAM without CPU involvement.

As illustrated in *Figure 29: RADIO block diagram* on page 205, the RADIO's EasyDMA utilizes the same PACKETPTR for receiving and transmitting packets. The CPU should reconfigure this pointer every time before the RADIO is started via the START task.

The structure of a radio packet is described in detail in *Packet configuration* on page 206. The data that is stored in Data RAM and transported by EasyDMA consists of S0, LENGTH, S1, the payload itself, and a static add-on sent immediately after the payload.

The size of each of the above elements in the frame is configurable (see *Packet configuration* on page 206), and the space occupied in RAM depends on these settings. A size of zero is possible for any of the fields, it is up to the user to make sure that the resulting frame complies with the RF protocol chosen.

For the field sizes defined in bits, the occupation in RAM will always be rounded up to the next full byte size (for instance 3 bit length will allocate 1 byte in RAM, 9 bit length will allocate 2 bytes, etc.).



In addition, the S0INCL field in PCNF0 determines if S0 is present in RAM at all if its length is zero. If present, one byte is allocated in RAM.

The size of S0 is configured through the S0LEN field in PCNF0. The size of LENGTH is configured through the LFLEN field in PCNF0. The size of S1 is configured through the S1LEN field in PCNF0. The size of the payload is configured through the value in RAM corresponding to the LENGTH field. The size of the static add-on to the payload is configured through the STATLEN field in PCNF1.

The MAXLEN field in the PCNF1 register configures the maximum packet payload plus add-on size in number of bytes that can be transmitted or received by the RADIO. This feature can be used to ensure that the RADIO does not overwrite, or read beyond, the RAM assigned to the packet payload. This means that if the packet payload length defined by PCNF1.STATLEN and the LENGTH field in the packet specifies a packet larger than MAXLEN, the payload will be truncated at MAXLEN.

Note that MAXLEN includes the payload and the add-on, but excludes the size occupied by the S0, LENGTH and S1 fields. This has to be taken into account when allocating RAM.

If the payload plus add-on length is specified larger than MAXLEN, the RADIO will still transmit or receive in the same way as before except the payload is now truncated to MAXLEN. The packet's LENGTH field will not be altered when the payload is truncated. The RADIO will calculate CRC as if the packet length is equal to MAXLEN.

If the PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

The DISABLED event indicates that the EasyDMA has finished accessing the RAM.

23.2 Packet configuration

A Radio packet contains the following fields: PREAMBLE, ADDRESS, S0, LENGTH, S1, PAYLOAD and CRC.

See *Figure 30: On-air packet layout* on page 206. Not shown in the figure is the static payload add-on (the length of which is defined in STATLEN, and which is 0 bytes long in a standard BLE packet), and would be sent between PAYLOAD and CRC. The Radio sends the different fields in the packet in the order they are illustrated below, from left to right. The preamble will be sent least significant bit first on-air.



Figure 30: On-air packet layout

For all modes, except for 2 Mbit/s Bluetooth Low Energy mode, the preamble is one byte long. For 2 Mbit/s Bluetooth Low Energy mode the preamble is 2 bytes long. If the first bit of the ADDRESS is 0 the preamble will be set to 0xAA otherwise the PREAMBLE will be set to 0x55.

Radio packets are stored in memory inside instances of a radio packet data structure as illustrated in *Figure 31: In-RAM representation of radio packet, S0, LENGTH and S1 are optional* on page 206. The PREAMBLE, ADDRESS and CRC fields are omitted in this data structure.




Figure 31: In-RAM representation of radio packet, S0, LENGTH and S1 are optional



The byte ordering on air is always Least Significant Byte First for the ADDRESS and PAYLOAD fields and Most Significant Byte First for the CRC field. The ADDRESS fields are always transmitted and received least significant bit first on-air. The CRC field is always transmitted and received Most Significant Bit first. The bit-endian, i.e. which order the bits are sent and received in, of the S0, LENGTH, S1 and PAYLOAD fields can be configured via the ENDIAN in PCNF1.

The S0INCL field in PCNF0 determines if S0 is present in RAM at all if its length is zero. If present, one byte is allocated in RAM.

The sizes of the S0, LENGTH and S1 fields can be individually configured via S0LEN, LFLEN and S1LEN in PCNF0 respectively. If any of these fields are configured to be less than 8 bit long the, the least significant bits of the fields, as seen from the RAM representation, are used.

If S0, LENGTH or S1 are specified with zero length their fields will be omitted in memory, otherwise each field will be represented as a separate byte, regardless of the number of bits in their on-air counterpart.

23.3 Maximum packet length

Independent of the configuration of MAXLEN, the combined length of S0, LENGTH, S1 and PAYLOAD cannot exceed 258 bytes.

23.4 Address configuration

The on-air radio ADDRESS field is composed of two parts, the base address field and the address prefix field.

The size of the base address field is configurable via BALEN in PCNF1. The base address is truncated from LSByte if the BALEN is less than 4. See *Table 38: Definition of logical addresses* on page 207.

The on-air addresses are defined in the BASEn and PREFIXn registers, and it is only when writing these registers the user will have to relate to actual on-air addresses. For other radio address registers such as the TXADDRESS, RXADDRESSES and RXMATCH registers, logical radio addresses ranging from 0 to 7 are being used. The relationship between the on-air radio addresses and the logical addresses is described in *Table 38: Definition of logical addresses* on page 207.

Table 38: Definition of logical addresses

Logical address	Base address	Prefix byte
0	BASE0	PREFIXO.APO
1	BASE1	PREFIXO.AP1
2	BASE1	PREFIXO.AP2
3	BASE1	PREFIXO.AP3
4	BASE1	PREFIX1.AP4
5	BASE1	PREFIX1.AP5
6	BASE1	PREFIX1.AP6
7	BASE1	PREFIX1.AP7

23.5 Data whitening

The RADIO is able to do packet whitening and de-whitening.

See WHITEEN in PCNF1 register for how to enable whitening. When enabled, whitening and de-whitening will be handled by the RADIO automatically as packets are sent and received.

The whitening word is generated using polynomial $g(D) = D^7 + D^4 + 1$, which then is XORed with the data packet that is to be whitened, or de-whitened. See the figure below.






Figure 32: Data whitening and de-whitening

Whitening and de-whitening will be performed over the whole packet (except for the preamble and the address field).

The linear feedback shift register, illustrated in *Figure 32: Data whitening and de-whitening* on page 208 can be initialised via the DATAWHITEIV register.

23.6 CRC

The CRC generator in the RADIO calculates the CRC over the whole packet excluding the preamble. If desirable, the address field can be excluded from the CRC calculation as well

See CRCCNF register for more information.

The CRC polynomial is configurable as illustrated in *Figure 33: CRC generation of an n bit CRC* on page 208 where bit 0 in the CRCPOLY register corresponds to X⁰ and bit 1 corresponds to X¹ etc. See CRCPOLY for more information.




Figure 33: CRC generation of an n bit CRC

As illustrated in *Figure 33: CRC generation of an n bit CRC* on page 208, the CRC is calculated by feeding the packet serially through the CRC generator. Before the packet is clocked through the CRC generator, the CRC generator's latches b₀ through b_n will be initialized with a predefined value specified in the CRCINIT register. When the whole packet is clocked through the CRC generator, latches b₀ through b_n will hold the resulting CRC. This value will be used by the RADIO during both transmission and reception but it is not available to be read by the CPU at any time. A received CRC can however be read by the CPU via the RXCRC register independent of whether or not it has passed the CRC check.

The length (n) of the CRC is configurable, see CRCCNF for more information.

After the whole packet including the CRC has been received, the RADIO will generate a CRCOK event if no CRC errors were detected, or alternatively generate a CRCERROR event if CRC errors were detected.



The status of the CRC check can be read from the CRCSTATUS register after a packet has been received.

23.7 Radio states

The RADIO can enter a number of states.

The RADIO can enter the states described the table below. An overview state diagram for the RADIO is illustrated in *Figure 34: Radio states* on page 209. This figure shows how the tasks and events relate to the RADIO's operation. The RADIO does not prevent a task from being triggered from the wrong state. If a task is triggered from the wrong state, for example if the RXEN task is triggered from the RXDISABLE state, this may lead to incorrect behaviour. As illustrated in *Figure 34: Radio states* on page 209, the PAYLOAD event is always generated even if the payload is zero.

Table 39: RADIO state diagram

State	Description
DISABLED	No operations are going on inside the radio and the power consumption is at a minimum
RXRU	The radio is ramping up and preparing for reception
RXIDLE	The radio is ready for reception to start
RX	Reception has been started and the addresses enabled in the RXADDRESSES register are being monitored
TXRU	The radio is ramping up and preparing for transmission
TXIDLE	The radio is ready for transmission to start
TX	The radio is transmitting a packet
RXDISABLE	The radio is disabling the receiver
TXDISABLE	The radio is disabling the transmitter




Figure 34: Radio states

23.8 Transmit sequence

Before the RADIO is able to transmit a packet, it must first ramp-up in TX mode.

See TXRU in *Figure 34: Radio states* on page 209 and *Figure 35: Transmit sequence* on page 210. A TXRU ramp-up sequence is initiated when the TXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet transmission can be initiate. A packet transmission is initiated by triggering the START task. As illustrated in *Figure 34: Radio states* on page 209 the START task can first be triggered after the RADIO has entered into the TXIDLE state.

Figure 35: Transmit sequence on page 210 illustrates a single packet transmission where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated in Figure 35: Transmit sequence on page 210



the RADIO will by default transmit '1's between READY and START, and between END and DISABLED. What is transmitted can be programmed through the DTX field in the MODECNF0 register.




Figure 35: Transmit sequence

A slightly modified version of the transmit sequence from *Figure 35: Transmit sequence* on page 210 is illustrated in *Figure 36: Transmit sequence using shortcuts to avoid delays* on page 210 where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.




Figure 36: Transmit sequence using shortcuts to avoid delays

The RADIO is able to send multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated in *Figure 37: Transmission of multiple packets* on page 211.






Figure 37: Transmission of multiple packets

23.9 Receive sequence

Before the RADIO is able to receive a packet, it must first ramp up in RX mode

See RXRU in *Figure 34: Radio states* on page 209 and *Figure 38: Receive sequence* on page 211. An RXRU ramp-up sequence is initiated when the RXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet reception can be initiated. A packet reception is initiated by triggering the START task. As illustrated in *Figure 34: Radio states* on page 209 the START task can, first be triggered after the RADIO has entered into the RXIDLE state.

Figure 38: Receive sequence on page 211 illustrates a single packet reception where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay, caused by CPU execution, is expected between READY and START, and between END and DISABLE. As illustrated Figure 38: Receive sequence on page 211 the RADIO will be listening and possibly receiving undefined data, illustrated with an 'X', from START and until a packet with valid preamble (P) is received.




Figure 38: Receive sequence

A slightly modified version of the receive sequence from *Figure 38: Receive sequence* on page 211 is illustrated in *Figure 39: Receive sequence using shortcuts to avoid delays* on page 212 where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.






Figure 39: Receive sequence using shortcuts to avoid delays

The RADIO is able to receive multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated *Figure 40: Reception of multiple packets* on page 212.




Figure 40: Reception of multiple packets

23.10 Received Signal Strength Indicator (RSSI)

The radio implements a mechanism for measuring the power in the received radio signal. This feature is called Received Signal Strength Indicator (RSSI).

Sampling of the received signal strength is started by using the RSSISTART task. The sample can be read from the RSSISAMPLE register.

The sample period of the RSSI is defined by RSSI_{PERIOD}, see the device product specification for details. The RSSI sample will hold the average received signal strength during this sample period.

For the RSSI sample to be valid the radio has to be enabled in receive mode (RXEN task) and the reception has to be started (READY event followed by START task).

23.11 Interframe spacing

Interframe spacing is the time interval between two consecutive packets.

It is defined as the time, in micro seconds, from the end of the last bit of the previous packet received and to the start of the first bit of the subsequent packet that is transmitted. The RADIO is able to enforce this



interval as specified in the TIFS register as long as TIFS is not specified to be shorter than the RADIO's turnaround time, i.e. the time needed to switch off the receiver, and switch back on the transmitter.

TIFS is only enforced if END_DISABLE and DISABLED_TXEN or END_DISABLE and DISABLED_RXEN shortcuts are enabled. TIFS is only qualified for use in BLE_1MBIT mode, and default ramp-up mode.

23.12 Device address match

The device address match feature is tailored for address white listing in a Bluetooth Smart and similar implementations.

This feature enables on-the-fly device address matching while receiving a packet on air. This feature only works in receive mode and as long as RADIO is configured for little endian, see PCNF1.ENDIAN.

The Device Address match unit assumes that the 48 first bits of the payload is the device address and that bit number 6 in S0 is the TxAdd bit. See the Bluetooth Core Specification for more information about device addresses, TxAdd and whitelisting.

The RADIO is able to listen for eight different device addresses at the same time. These addresses are specified in a DAB/DAP register pair, one pair per address, in addition to a TxAdd bit configured in the DACNF register. The DAB register specifies the 32 least significant bits of the device address, while the DAP register specifies the 16 most significant bits of the device address.

Each of the device addresses can be individually included or excluded from the matching mechanism. This is configured in the DACNF register.

23.13 Bit counter

The RADIO implements a simple counter that can be configured to generate an event after a specific number of bits have been transmitted or received.

By using shortcuts, this counter can be started from different events generated by the RADIO and hence count relative to these.

The bit counter is started by triggering the BCSTART task, and stopped by triggering the BCSTOP task. A BCMATCH event will be generated when the bit counter has counted the number of bits specified in the BCC register. The bit counter will continue to count bits until the DISABLED event is generated or until the BCSTOP task is triggered. The CPU can therefore, after a BCMATCH event, reconfigure the BCC value for new BCMATCH events within the same packet.

The bit counter can only be started after the RADIO has received the ADDRESS event.

The bit counter will stop and reset on BCSTOP, STOP, END and DISABLE tasks.

The figure below illustrates how the bit counter can be used to generate a BCMATCH event in the beginning of the packet payload, and again generate a second BCMATCH event after sending 2 bytes (16 bits) of the payload.






Figure 41: Bit counter example

23.14 Registers

Table 40: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x40001000	RADIO	RADIO	2.4 GHz radio		

Table 41: Register Overview

Register	Offset	Description
TASKS_TXEN	0x000	Enable RADIO in TX mode
TASKS_RXEN	0x004	Enable RADIO in RX mode
TASKS_START	0x008	Start RADIO
TASKS_STOP	0x00C	Stop RADIO
TASKS_DISABLE	0x010	Disable RADIO
TASKS_RSSISTART	0x014	Start the RSSI and take one single sample of the receive signal strength.
TASKS_RSSISTOP	0x018	Stop the RSSI measurement
TASKS_BCSTART	0x01C	Start the bit counter
TASKS_BCSTOP	0x020	Stop the bit counter
EVENTS_READY	0x100	RADIO has ramped up and is ready to be started
EVENTS_ADDRESS	0x104	Address sent or received
EVENTS_PAYLOAD	0x108	Packet payload sent or received
EVENTS_END	0x10C	Packet sent or received
EVENTS_DISABLED	0x110	RADIO has been disabled
EVENTS_DEVMATCH	0x114	A device address match occurred on the last received packet
EVENTS_DEVMISS	0x118	No device address match occurred on the last received packet
EVENTS_RSSIEND	0x11C	Sampling of receive signal strength complete.
EVENTS_BCMATCH	0x128	Bit counter reached bit count value.
EVENTS_CRCOK	0x130	Packet received with CRC ok
EVENTS_CRCERROR	0x134	Packet received with CRC error
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CRCSTATUS	0x400	CRC status
RXMATCH	0x408	Received address
RXCRC	0x40C	CRC field of previously received packet



Register	Offset	Description
DAI	0x410	Device address match index
PACKETPTR	0x504	Packet pointer
FREQUENCY	0x508	Frequency
TXPOWER	0x50C	Output power
MODE	0x510	Data rate and modulation
PCNF0	0x514	Packet configuration register 0
PCNF1	0x518	Packet configuration register 1
BASE0	0x51C	Base address 0
BASE1	0x520	Base address 1
PREFIXO	0x524	Prefixes bytes for logical addresses 0-3
PREFIX1	0x528	Prefixes bytes for logical addresses 4-7
TXADDRESS	0x52C	Transmit address select
RXADDRESSES	0x530	Receive address select
CRCCNF	0x534	CRC configuration
CRCPOLY	0x538	CRC polynomial
CRCINIT	0x53C	CRC initial value
	0x540	Reserved
TIFS	0x544	Inter Frame Spacing in us
RSSISAMPLE	0x548	RSSI sample
STATE	0x550	Current radio state
DATAWHITEIV	0x554	Data whitening initial value
BCC	0x560	Bit counter compare
DAB[0]	0x600	Device address base segment 0
DAB[1]	0x604	Device address base segment 1
DAB[2]	0x608	Device address base segment 2
DAB[3]	0x60C	Device address base segment 3
DAB[4]	0x610	Device address base segment 4
DAB[5]	0x614	Device address base segment 5
DAB[6]	0x618	Device address base segment 6
DAB[7]	0x61C	Device address base segment 7
DAP[0]	0x620	Device address prefix 0
DAP[1]	0x624	Device address prefix 1
DAP[2]	0x628	Device address prefix 2
DAP[3]	0x62C	Device address prefix 3
DAP[4]	0x630	Device address prefix 4
DAP[5]	0x634	Device address prefix 5
DAP[6]	0x638	Device address prefix 6
DAP[7]	0x63C	Device address prefix 7
DACNF	0x640	Device address match configuration
MODECNF0	0x650	Radio mode configuration register 0
POWER	0xFFC	Peripheral power control

23.14.1 SHORTS

Address offset: 0x200 Shortcut register

Bit	number		31 30 29 28 27 26 .	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id	RW Field	Value Id	Value	Description
Α	RW READY_START			Shortcut between READY event and START task
				See EVENTS_READY and TASKS_START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW END_DISABLE			Shortcut between END event and DISABLE task
				See EVENTS END and TASKS DISABLE



Bit	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				H GFEDCBA
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
С	RW DISABLED_TXEN			Shortcut between DISABLED event and TXEN task
				See EVENTS_DISABLED and TASKS_TXEN
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
D	RW DISABLED_RXEN			Shortcut between DISABLED event and RXEN task
				See EVENTS_DISABLED and TASKS_RXEN
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Ε	RW ADDRESS_RSSISTART			Shortcut between ADDRESS event and RSSISTART task
				See EVENTS_ADDRESS and TASKS_RSSISTART
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
F	RW END_START			Shortcut between END event and START task
				See EVENTS_END and TASKS_START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
G	RW ADDRESS_BCSTART			Shortcut between ADDRESS event and BCSTART task
				See EVENTS_ADDRESS and TASKS_BCSTART
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Н	RW DISABLED_RSSISTOP			Shortcut between DISABLED event and RSSISTOP task
				See EVENTS_DISABLED and TASKS_RSSISTOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

23.14.2 INTENSET

Address offset: 0x304

Enable interrupt

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			LK I HGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id RW Field	Value Id	Value	Description
A RW READY			Write '1' to Enable interrupt for READY event
			See EVENTS_READY
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW ADDRESS			Write '1' to Enable interrupt for ADDRESS event
			See EVENTS_ADDRESS
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW PAYLOAD			Write '1' to Enable interrupt for PAYLOAD event
			See EVENTS_PAYLOAD
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW END			Write '1' to Enable interrupt for END event



Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			LK I HGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
			See EVENTS_END
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
E RW DISABLED			Write '1' to Enable interrupt for DISABLED event
			See EVENTS_DISABLED
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
F RW DEVMATCH			Write '1' to Enable interrupt for DEVMATCH event
			See EVENTS_DEVMATCH
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
G RW DEVMISS			Write '1' to Enable interrupt for DEVMISS event
			See EVENTS_DEVMISS
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
H RW RSSIEND			Write '1' to Enable interrupt for RSSIEND event
			See EVENTS_RSSIEND
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
I RW BCMATCH			Write '1' to Enable interrupt for BCMATCH event
			See EVENTS_BCMATCH
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
K RW CRCOK			Write '1' to Enable interrupt for CRCOK event
	Cot	1	See EVENTS_CRCOK Enable
	Set Disabled	0	Read: Disabled
	Enabled	1	Read: Disabled
L RW CRCERROR	Litabica	•	Write '1' to Enable interrupt for CRCERROR event
	6.1		See EVENTS_CRCERROR
	Set	1	Enable Read: Disabled
	Disabled	0	Read: Disabled Read: Enabled
	Enabled	1	nedu. Elidijieu

23.14.3 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30 29 28 2	7 26 25 2	4 23 22 21	20 19	18 17	7 16	15 1	14 13	12 1	11 10	9	8	7	6	5	4	3 2	1	0
Id									L	K	- 1			Н	G	F	Ε	D C	В	Α
Reset 0x00000000		0 0 0 0	0 0 0	0 0 0	0 0	0 0	0	0 (0 0	0	0 0	0	0	0	0	0	0	0 0	0	0
Id RW Field	Value Id	Value		Descripti	on															
A RW READY			,	Write '1' to	Disable	inter	rupt	for F	READ	Y eve	ent									
				See EVEN	ITS_REA	4DY														
	Clear	1		Disable																



Bit number		31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			LK I HGFEDCBA
Reset 0x00000000		0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ld RW Field	Value Id	Value	Description
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW ADDRESS			Write '1' to Disable interrupt for ADDRESS event
			See EVENTS_ADDRESS
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW PAYLOAD			Write '1' to Disable interrupt for PAYLOAD event
			See EVENTS_PAYLOAD
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW END			Write '1' to Disable interrupt for END event
			See EVENTS_END
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
E RW DISABLED			Write '1' to Disable interrupt for DISABLED event
			See EVENTS_DISABLED
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
F RW DEVMATCH			Write '1' to Disable interrupt for DEVMATCH event
			See EVENTS_DEVMATCH
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
G RW DEVMISS			Write '1' to Disable interrupt for DEVMISS event
			See EVENTS_DEVMISS
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
H RW RSSIEND			Write '1' to Disable interrupt for RSSIEND event
			See EVENTS_RSSIEND
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
I RW BCMATCH			Write '1' to Disable interrupt for BCMATCH event
			See EVENTS_BCMATCH
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
K RW CRCOK			Write '1' to Disable interrupt for CRCOK event
			See EVENTS_CRCOK
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
L RW CRCERROR			Write '1' to Disable interrupt for CRCERROR event
			See EVENTS_CRCERROR
	Clear	1	Disable
	Disabled	0	Read: Disabled



			Read: Enabled								
Id RW Field	Value Id	Value	Description								
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0	0 0	0 0	0 (0	0 0	0
Id				L	. K I	1	H G	F E	D	СВ	Α
Bit number		31 30 29 28 2	27 26 25 24 23 22 21 20 19 18	17 16 15 14 13	3 12 11 10	98	7 6	5 4	1 3	2 1	0

23.14.4 CRCSTATUS

Address offset: 0x400

CRC status

Bit	numb	er		31 3	0 29	28	3 27	26	25	24	23	22 2	21 2	0 1	.9 1	8 1	7 1	5 15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
Id																																Α
Res	et 0x	00000000		0 (0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Valu	e						Des	scrip	otio	n																		
Α	R	CRCSTATUS									CR	C st	atus	s of	pac	ket	rec	eive	d													
			CRCError	0							Pa	cket	rec	eive	ed v	vith	CR	C er	ror													
			CRCOk	1							Pad	cket	rec	eive	ed v	vith	CR	C ok	(

23.14.5 RXMATCH

Address offset: 0x408 Received address

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
Id					ААА
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A R RXMATCH			Received address		

Logical address of which previous packet was received

CRC field of previously received packet

23.14.6 RXCRC

Address offset: 0x40C

CRC field of previously received packet

Bit number		31	30 2	9 2	8 2	7 2	6 2	25 2	24 2	3 2	2 2	1 2	0 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
Id									,	Δ ,	Α /	A A	Α Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α ,	۸ ۸	4 А
Reset 0x00000000		0	0 0) () () (0 (0	0 () (0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
Id RW Field	Value Id	Val	ue						C	eso	crip	tior	1																		
A R RXCRC										CRO	Cfie	ld c	of pre	evio	usly	/ re	ceiv	ed	pac	ket	:										
	Value Id	Val	ue								•			evio	usly	/ re	ceiv	ed	pad	ket											

23.14.7 DAI

Address offset: 0x410

Device address match index

Bit number	31 30 29 28 27	26 25 24 23 22 21 20 19 18 1	7 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
Id				A A A
Reset 0x00000000	0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description		
A R DAI		Device address match index		

Index (n) of device address, see DAB[n] and DAP[n], that got an address match.

23.14.8 PACKETPTR

Address offset: 0x504



Packet pointer

Е	3it n	umbe	r		31	. 30	29	28	2	7 26	5 2	5 2	24 2	23 2	22 2	21 2	0 19	18	17	16	15	14	13 1	.2 1	11 1	0 9	9 8	3 7	6	5	4	3	2	1	0
1	d				,	A A	Α	Α	Д	A		۸ ,	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α	Α.	Α.	A A	Α Α	A A	A A	A	. A	Α	Α	Α	Α	Α
F	Rese	et 0x0	0000000		0	0	0	0	0	0	()	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0
ı	d	RW	Field	Value Id	Va	lue								Des	crip	tior	١.																		
P	4	RW	PACKETPTR							Pa	ack	et	poi	nte	r																				

Packet address to be used for the next transmission or reception. When transmitting, the packet pointed to by this address will be transmitted and when receiving, the received packet will be written to this address. This address is a byte aligned ram address.

23.14.9 FREQUENCY

Address offset: 0x508

Frequency

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id		ВААААА
Reset 0x000000)2	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW FREQ	JENCY	[0100] Radio channel frequency
		Frequency = 2400 + FREQUENCY (MHz).
B RW MAP		Channel map selection.
	Default	0 Channel map between 2400 MHz 2500 MHz
		Frequency = 2400 + FREQUENCY (MHz)
	Low	1 Channel map between 2360 MHz 2460 MHz
		Frequency = 2360 + FREQUENCY (MHz)

23.14.10 TXPOWER

Address offset: 0x50C

Output power

	•																															
Bit	number		31	30	29	28	27	26 2	25 2	24 2	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
Id																										Α	Α	Α	Α	А А	A	Α.
Res	et 0x00000000		0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Va	lue						D)esci	ipti	on																			
Α	RW TXPOWER									R	RADI	O ou	itpu	ıt p	owe	er.																
										C	Outp	ut po	owe	er ir	ı nu	mb	er	of d	Bm	, i.e	. if	the	val	ue -	-20	is s	pec	ifie	d			
										t	he o	utpu	ıt p	ow	er v	/ill l	oe s	et 1	to -	20c	Bm											
		Pos4dBm	0x	04						+	4 dB	m																				
		Pos3dBm	0x	03						+	-3 dB	m																				
		0dBm	0x	00						0	dBn	n																				
		Neg4dBm	0x	FC						-4	4 dB	m																				
		Neg8dBm	0x	F8						-8	8 dB	m																				
		Neg12dBm	0x	F4						-:	12 d	Bm																				
		Neg16dBm	0x	F0						-:	16 d	Bm																				
		Neg20dBm	0x	EC						-:	20 d	Bm																				
		Neg30dBm	0x	D8						-4	40 d	Bm																	[Depr	eca	ted
		Neg40dBm	0x	D8						-4	40 d	Bm																				

23.14.11 MODE

Address offset: 0x510 Data rate and modulation



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Id				A A A A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
Id RW Field	Value Id	Value	Description	
A RW MODE			Radio data rate and modulation setting. The radio supports Frequency-shift Keying (FSK) modulation.	
	Nrf_1Mbit	0	1 Mbit/s Nordic proprietary radio mode	
	Nrf_2Mbit	1	2 Mbit/s Nordic proprietary radio mode	
	Nrf_250Kbit	2	250 kbit/s Nordic proprietary radio mode	Deprecated
	Ble_1Mbit	3	1 Mbit/s Bluetooth Low Energy	
	Ble_2Mbit	4	2 Mbit/s Bluetooth Low Energy	

23.14.12 PCNF0

Address offset: 0x514

Packet configuration register 0

Bit	number		31	30	29	28	27	26 2	25 24	4 23	3 22	21 2	20 1	19 1	8 17	7 16	15	14 1	3 1	2 11	10	9	8	7 (6 !	5 4	3	2	1	0
Id									G	ì			F	E E	E	Ε							С				Α	Α	Α	Α
Res	et 0x00000000		0	0	0	0	0	0	0 0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0) (0 (0 0	0	0	0	0
Id	RW Field	Value Id	Va	alue						D	escri	ptio	n																	
Α	RW LFLEN									Le	ngth	n on	air	of LI	ENG	TH 1	field	in n	umb	er o	f bit	s.								
С	RW SOLEN									Le	ngth	on	air	of S	0 fie	ld ir	nu	mbe	of	oyte	s.									
Ε	RW S1LEN									Le	ngth	on	air	of S	1 fie	ld ir	nu	mbe	of	oits.										
F	RW S1INCL									In	clud	e or	exc	lude	S1	fiel	d in	RAIV												
		Automatic	0							In	clud	e S1	fiel	d in	RAI	M o	nly it	f S1L	EN >	0										
		Include	1							Αl	way	s inc	lud	e S1	fiel	d in	RAN	∕l inc	ере	nde	nt o	f S1	LEN							
G	RW PLEN									Le	ngth	ofp	orea	amb	le o	n ai	r. De	cisio	n po	int:	TAS	KS_	_STA	RT	tasl	k				
		8bit	0							8-	bit p	rear	nbl	e																
		16bit	1							16	5-bit	prea	amb	ole																

23.14.13 PCNF1

Address offset: 0x518

Packet configuration register 1

Di+	number		21 20 20 20 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	number		51 30 29 28 27 20 23 2 E [
	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW MAXLEN		[0255]	Maximum length of packet payload. If the packet payload is
				larger than MAXLEN, the radio will truncate the payload to
				MAXLEN.
В	RW STATLEN		[0255]	Static length in number of bytes
				The static length parameter is added to the total length of the
				payload when sending and receiving packets, e.g. if the static
				length is set to N the radio will receive or send N bytes more
				than what is defined in the LENGTH field of the packet.
С	RW BALEN		[24]	Base address length in number of bytes
				The address field is composed of the base address and the one
				byte long address prefix, e.g. set BALEN=2 to get a total address
				of 3 bytes.
D	RW ENDIAN			On air endianness of packet, this applies to the SO, LENGTH, S1
				and the PAYLOAD fields.
		Little	0	Least Significant bit on air first
		Big	1	Most significant bit on air first
E	RW WHITEEN	0		Enable or disable packet whitening
-	**********************************	Disabled	0	Disable
		Disablea	· ·	Distance



Reset 0x000000000	
Id E D C C C B B B B B B B A	0 0 0 0 0 0 0
	A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0

23.14.14 BASE0

Address offset: 0x51C

Base address 0

Bit number		31 30 29 28 27	26 25 24 23 22 21 20	0 19 18 17 16 15	14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id		ΔΔΔΔΔ	Δ Δ Δ Δ Δ Δ Δ	ΔΔΔΔΔ	ΔΔΔΔΔΔ	A A A A A A A A
nu						
Reset 0x00000000		0 0 0 0 0	0 0 0 0000	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description			
A RW BASEO			Raca addrace O			

Radio base address 0.

23.14.15 BASE1

Address offset: 0x520

Base address 1

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value Description
A RW BASE1		Base address 1

Radio base address 1.

23.14.16 PREFIX0

Address offset: 0x524

Prefixes bytes for logical addresses 0-3

5 4 3 2 1 0
A A A A A
0 0 0 0 0

23.14.17 PREFIX1

Address offset: 0x528

Prefixes bytes for logical addresses 4-7

Bit r	umber		31	. 30	29	28	8 2	7 2	26 2	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)
Id				D D	D	D) [)	D	D	D	(C C	СС		С	С	С	С	В	В	В	В	В	В	В	В	Α	Α	Α	Α	Α	Α.	Α	4
Rese	et 0x00000000		0	0	0	0) ()	0	0	0	C	0	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0)
Id	RW Field	Value Id	Va	lue	:							De	scr	iptic	n																				
Α	RW AP4											Ado	dre	ss p	refi	x 4.																			Π
В	RW AP5											Add	dre	ss p	refi	x 5.																			
С	RW AP6											Add	dre	ss p	refi	x 6																			
D	RW AP7											Add	dre	ss p	refi	x 7.																			



23.14.18 TXADDRESS

Address offset: 0x52C
Transmit address select

Bit	number		31	30	29	28	27	26	25 :	24	23 2	22 2	21 2	0 1	9 1	8 1	7 16	5 15	14	13	12	11 :	10	9	8 7	7 6	5 5	4	3	2	1 0
Id																														Α	A A
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0	0	0	0	0	0	0	0	0 () (0	0	0	0	0 0
Id	RW Field	Value Id	Va	alue	:						Des	crip	tio	n																	
Α	RW TXADDRESS							Tra	nsn	nit	add	ress	sel	ect																	

Logical address to be used when transmitting a packet.

23.14.19 RXADDRESSES

Address offset: 0x530 Receive address select

Bit	number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value Description
Α	RW ADDR0		Enable or disable reception on logical address 0.
		Disabled	0 Disable
		Enabled	1 Enable
В	RW ADDR1		Enable or disable reception on logical address 1.
		Disabled	0 Disable
		Enabled	1 Enable
С	RW ADDR2		Enable or disable reception on logical address 2.
		Disabled	0 Disable
		Enabled	1 Enable
D	RW ADDR3		Enable or disable reception on logical address 3.
		Disabled	0 Disable
		Enabled	1 Enable
Ε	RW ADDR4		Enable or disable reception on logical address 4.
		Disabled	0 Disable
		Enabled	1 Enable
F	RW ADDR5		Enable or disable reception on logical address 5.
		Disabled	0 Disable
		Enabled	1 Enable
G	RW ADDR6		Enable or disable reception on logical address 6.
		Disabled	0 Disable
		Enabled	1 Enable
Н	RW ADDR7		Enable or disable reception on logical address 7.
		Disabled	0 Disable
		Enabled	1 Enable

23.14.20 CRCCNF

Address offset: 0x534 CRC configuration

Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		B A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
A RW LEN	[13]	CRC length in number of bytes.
Disabled	0	CRC length is zero and CRC calculation is disabled
One	1	CRC length is one byte and CRC calculation is enabled
Two	2	CRC length is two bytes and CRC calculation is enabled



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		B A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
	Three	3 CRC length is three bytes and CRC calculation is enabled
B RW SKIPADDR		Include or exclude packet address field out of CRC calculation.
	Include	O CRC calculation includes address field
	Skip	1 CRC calculation does not include address field. The CRC
		calculation will start at the first byte after the address.

23.14.21 CRCPOLY

Address offset: 0x538

CRC polynomial

Bit	number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 :	13 1	12 1	1 1	0 9	9 8	3 7	6	5	4	3	2	1 0
Id											Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	A A	\ <i>A</i>		A	Α	Α	Α	Α	Α	А А
Re	set 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	alue							De	scri	ptic	on																		
Α	RW CRCPOLY							CR	Ср	olyı	non	nial																				

Each term in the CRC polynomial is mapped to a bit in this register which index corresponds to the term's exponent. The least significant term/bit is hard-wired internally to 1, and bit number 0 of the register content is ignored by the hardware. The following example is for an 8 bit CRC polynomial: x8 + x7 + x3 + x2 + 1 = 1 1000 1101.

23.14.22 CRCINIT

Address offset: 0x53C

CRC initial value

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19	9 18 17 16 15 14 1	13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id			A A A A	AAAAA	A A A A A	A A A A A A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description			
A RW CRCINIT			CRC initial value			

Initial value for CRC calculation.

23.14.23 TIFS

Address offset: 0x544 Inter Frame Spacing in us

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 1	4 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			$A \ A \ A \ A \ A \ A \ A \ A \ A$
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description	

RW TIFS Inter Frame Spacing in us

> Inter frame space is the time interval between two consecutive packets. It is defined as the time, in micro seconds, from the end of the last bit of the previous packet to the start of the first bit of the subsequent packet.

23.14.24 RSSISAMPLE

Address offset: 0x548

RSSI sample



Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18	3 17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id					$A \ A \ A \ A \ A \ A \ A \ A$
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A R RSSISAMPLE		[0127]	RSSI sample		

RSSI sample result. The value of this register is read as a positive value while the actual received signal strength is a negative value. Actual received signal strength is therefore as follows: received signal strength = -A dBm

23.14.25 STATE

Address offset: 0x550 Current radio state

Bit number	31	30 29 28 27	26 25 24	23 22 21 2	0 19 18	17 16	15 14	13 12	11 10	9	8	7 6	5	4	3 2	1	0
Id															А А	Α	Α
Reset 0x00000000	0	0 0 0 0	0 0 0	0 0 0 0	0 0	0 0	0 0	0 0	0 0	0	0	0 0	0	0	0 0	0	0
ld RW Field Value	ld Va	lue		Description	1												
A R STATE				Current rac	lio state												
Disab	led 0			RADIO is in	the Disa	abled s	tate										
RxRu	1			RADIO is in	the RXR	RU stat	e										
RxIdle	2			RADIO is in	the RXII	DLE sta	ite										
Rx	3			RADIO is in	the RX	state											
RxDis	able 4			RADIO is in	the RXD	ISABLI	ED stat	e									
TxRu	9			RADIO is in	the TXR	U state	e										
TxIdle	10			RADIO is in	the TXII	DLE sta	ite										
Tx	11			RADIO is in	the TX s	state											
TxDisa	able 12			RADIO is in	the TXD	ISABL	ED state	e									

23.14.26 DATAWHITEIV

Address offset: 0x554

Data whitening initial value

Bit	number		31	1 30	29	28	8 27	7 2	6 25	5 2	4 2	3 22	2 2:	1 20) 1	19 1	8 1	l7 1	6 1	.5 1	4 1	3 1	2 1:	1 10	9	8	7	6	5	4	3	2	1 0
Id																												Α	Α	Α	Α.	Α	А А
Res	et 0x00000040		0	0	0	0	0	(0 0	0	0	0	0	0 0) (0 ()	0 ()	0 (0 (0	0	0	0	0	0	1	0	0	0	0	0 0
Id	RW Field	Value Id	Va	alue							D	esci	ript	tion	1																		
Α	RW DATAWHITEIV										D	ata	wh	niter	nin	g in	itia	ıl va	lue	. Bit	t 6 i	s ha	rd-	wire	d to	'1'	, w	ritin	g 'C)'			
											to	it h	nas	no	eff	fect	, ar	nd it	wi	ll al	wa	ys b	e re	ad l	oack	an	d u	sed	by				
											th	e d	levi	ice a	as '	'1'.																	
											Ві	t 0	cor	rres	po	nds	to	Pos	itic	n 6	of	the	LSFI	R, B	it 1	to F	osi	tion	5,				
											et	c.																					

23.14.27 BCC

Address offset: 0x560 Bit counter compare

Bit n	umber		31	30 2	29 2	8 2	7 2	26 2	25 2	24 :	23 2	22 2	21 20) 19	18	3 17	7 16	5 15	5 14	1 13	3 1	2 1	1 :	10	9	8	7	6	5	4	3	2	1	0
Id			Α	Α	A A	Δ ,	Δ.	Α.	Α	Α	Α	A A	ΔА	Α	Α	Α	А	A	Α	Α		. /	Д	Α.	Α	Α	Α.	Α	Α	Α	Α	Α	Α	Α
Rese	t 0x00000000		0	0	0 (0 (0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0) () (0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Val	ue						ı	Des	crip	otion																					
Α	RW BCC		Value Description Bit counter compare																															

Bit counter compare register



23.14.28 DAB[0]

Address offset: 0x600

Device address base segment 0

Bit	number		3	1 30	29	9 28	8 2	7 26	6 2	5 2	24 2	23 2	22 2	21 20	0 19	18	3 17	16	15	14	13	12	11 1	10	9	8	7	6	5	4	3	2	1 0
Id				ΑА	A	A		A A		۸ ,	Α	Α	A A	AΑ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Δ.	АА
Res	et 0x00000000		0	0	0	0) (0	()	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	V	alue	9							es	crip	tion	1																		
Α	RW DAB		Device address base segment 0																														

Device address base segment 0

23.14.29 DAB[1]

Address offset: 0x604

Device address base segment 1

Bit	umber		31	. 30	29	28	27	26	5 25	5 2	4 2	3 2	22	21 2	20 :	19 1	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id			Å	A A	Α	Α	Α	Α	Α	A	4	Α	Α	ΑА		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Res	et 0x00000000		0	0	0	0	0	0	0	C)	0	0	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	lue							C)es	cri	ptio	n																			
Α	RW DAB		Value Description Device address base segment 1																															

23.14.30 DAB[2]

Address offset: 0x608

Device address base segment 2

Bit	number		3:	1 30	29	28	3 27	7 26	25	24	1 23	3 2	2 21	. 20	19	18	17	16	15	14 :	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2	1 0
Id				ΑА	Α	Α	Α	A	Α	Α		A	4 A .	Α	Α	Α	Α	Α	Α	Α	A A	A A	A A	Α	Α	Α	Α	Α	Α	A A	۱ ۸	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0		0 (0 0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	V	alue	•						D	esc	ripti	ion																		
Α	RW DAB							De	evic	e a	ddr	ess	bas	se se	gm	ent	2															

23.14.31 DAB[3]

Address offset: 0x60C

Device address base segment 3

Bit nur	mber		31	30	29	28	27	26	25	24	23	22	21 2	0 19	18	3 17	16	15	14	13 :	12 1	1 1	0 9	8	7	6	5	4	3 2	2	1 0
Id			Δ	Α	Α	Α	Α	Α	Α	Α	Α	Α.	ΑА	Α	Α	Α	Α	Α	Α	Α	Α.	Α Α	A	Α	Α	Α	Α	Α.	A A	۱ ۸	4 А
Reset	0x00000000		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 () (0 0
ld F	RW Field	Value Id	Va	lue							Des	crij	otio	1																	
A F	RW DAB							De	vice	e ad	dre	s b	ase	segr	ner	nt 3															

23.14.32 DAB[4]

Address offset: 0x610

Device address base segment 4

Bit	number		31	30	29	28	27	26	25	24	23	22	21	20 1	19 1	.8 1	7 1	6 1	.5 1	4 13	3 12	11	10	9	8	7	6	5	4	3 2	1	1 0
Id			1	AA	Α	Α	Α	Α	Α	Α	,	4 A	АА		Α,	Δ ,	۱ ۸	Δ ,	4 <i>A</i>	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	ΑА	A	A A
Res	et 0x00000000		0	0	0	0	0	0	0	0	(0 0	0 0		0	0 () (0 (0 0	0	0	0	0	0	0	0	0	0	0	0 0	0	0 0
Id	RW Field	Value Id	Va	lue							De	scr	iptic	n																		
Α	RW DAB		Device address base segment 4																													

23.14.33 DAB[5]

Address offset: 0x614

Device address base segment 5



Bit r	umber		31	30	29	28	27	26	25	24	23	22 :	21 2	0 19	18	3 17	16	15	14	13 :	.2 1	.1 1	0 9	8	7	6	5	4	3	2	1 ()
Id			Δ	A	Α	Α	Α	Α	Α	Α	Α	A	ΔА	Α	Α	Α	Α	Α	Α	Α	Α.	4 4	A	Α	Α	Α	Α	Α	Α .	Α.	A A	
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 ()
Id	RW Field	Value Id	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																													
Α	RW DAB		Device address base segment 5													Ī																

23.14.34 DAB[6]

Address offset: 0x618

Device address base segment 6

Bit	number		31	30	29	28	27	26	25	24	1 23	22	21	20 :	19	18	17	16	15	14	13 :	12 :	11 :	10	9	8 7	7 6	5 5	5 4	3	2	1	0
Id			A	A A	Α	Α	Α	Α	Α	Α		A A	ΑА	١.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	A A	A /	λ Α	Α Α	A	Α	Α	Α
Res	et 0x00000000		0	0	0	0	0	0	0	0		0 0	0 0)	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0
Id	RW Field	Value Id	Va	lue							De	SCI	iptic	on																			
Α	RW DAB							De	vic	e a	ddr	ess	base	e se	gme	ent	6																

23.14.35 DAB[7]

Address offset: 0x61C

Device address base segment 7

Bitı	number		31	. 30	29	28	27	26	25	5 24	4 2	3 2	2 2:	1 20	19	18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 :	1 0
Id			,	4 Α	Α	Α	Α	Α	Α	Δ	4	Α	ΑА	Α	Α	Α	Α	Α	Α	Α	A	Δ ,	Α	A	Α	Α	Α	Α	Α	A A	Α Α	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0)	0	0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	lue							D	esc	ript	tion																		
Α	RW DAB							De	vic	e a	addı	res	s ba	se s	egm	nen	t 7															

23.14.36 DAP[0]

Address offset: 0x620 Device address prefix 0

Bit	number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 1	7 16 15 14 13 12 11 10 9	9 8 7 6 5 4 3 2 1 0
Id					A A A A A A	A A A A A A A A
Re	set 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	00000000	0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description		
Α	RW DAP			Device address prefix 0		

23.14.37 DAP[1]

Address offset: 0x624

Device address prefix 1

Bit	number		31	30	29	28 2	27 26	5 25	5 24	1 23	22	21	20	19	18 :	17 1	6 1	5 1	4 13	12	11	10	9	8	7	6	5	4	3 2	1	L 0
Id																	A	Δ Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A	A A
Res	et 0x00000000		0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Va	lue						De	escr	iptic	on																		
Α	RW DAP						D	evi	ce a	ddr	ess	pref	ix 1	l																	

23.14.38 DAP[2]

Address offset: 0x628

Device address prefix 2

В	Rit n	number		31	30	29	28	27	26	25	24	23 :	22	21 :	20	19 1	18	17 -	16	15	14	13	12 .	11 1	0 9	9 8	3 7	6	5	4	3	2	1	n
Ī	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			-	-						- "																							
lo	d																			Α	Α	Α	Α	A A	A A	1 /	A A	Α	. A	Α	Α	Α	Α .	Д
R	Rese	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0) (0	0	0	0	0	0	0	D
le	d	RW Field	Value Id	Va	lue							Des	cri	otio	n																			
۸		DW DAD							Da.	.:	۰. ما	مدم		rof																				

A RW DAP Device address prefix 2



23.14.39 DAP[3]

Address offset: 0x62C

Device address prefix 3

Bit	number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18	17 16 15 14 13	12 11 10 9	8 7	6 5	4 3 3	2 1 0
Id					ААА	A A A A	A A	4 A	A A A	А А А
Re	set 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0	0 0	0 0	0 0	0 0 0
Id	RW Field	Value Id	Value	Description						
Α	RW DAP			Device address prefix 3						

23.14.40 DAP[4]

Address offset: 0x630 Device address prefix 4

Bit	number		31	30	29	28 2	7 2	6 25	5 24	1 23	22	21	20	19 1	18 1	17 1	6 1	5 1	4 1	3 1	2 1:	10	9	8	7	6	5	4	3	2	1 0	
Id																	A	Α ,	4 4	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α /	А А	
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () (0 (0	0	0	0	0	0	0	0	0	0	0 (0 0	
Id	RW Field	Value Id	Va	alue						De	scr	iptic	n																			
Α	RW DAP						D	evic	e a	ddr	ess	pref	ix 4																			

23.14.41 DAP[5]

Address offset: 0x634 Device address prefix 5

Bit r	number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)
Id																			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Å.
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0)
Id	RW Field	Value Id	Va	lue							Des	scri	ptic	n																				
Α	RW DAP							De	vice	ad	dre	SS	oref	ix 5	;																			

23.14.42 DAP[6]

Address offset: 0x638

Device address prefix 6

Bit number		31	30	29	28 2	27 26	5 25	5 24	- 23	22	21	20	19	18 :	17 1	6 1	5 1	4 1	3 12	11	. 10	9	8	7	6	5	4	3 2	1	0
Id																1	Δ Α	Α Α	A	Α	Α	Α	Α	Α	Α	Α.	A A	А А	Α	Α
Reset 0x00000000		0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 (0) (0	0	0	0	0	0	0	0	0	0 0	0	0
ld RW Field	Value Id	Va	lue						De	scri	ptic	n																		
A RW DAP						D	evic	e a	ddre	ess	oref	ix 6																		

23.14.43 DAP[7]

Address offset: 0x63C

Device address prefix 7

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17	7 16 15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0
Id				A A A A A A A A	A A A A A A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	00000000000	0000000
Id RW Field	Value Id	Value	Description		
A RW DAP			Device address prefix 7		

23.14.44 DACNF

Address offset: 0x640

Device address match configuration



No.	Bit n	numbe	r		31 30	29 28	3 27	26 2	25 24	23 22 21 20	19 18	3 17 1	6 15	14	13 :	12	11 1	0 9	8 (7	6 5	5 4	3	2	1 0
Note																									
No. Field Value Value Control Cont	Rese	et 0x0	0000000		0 0	0 0	0	0	0 0	0 0 0 0	0 0	0 (
R W FNAO Disabled Di				Value Id																					
	Α	RW	ENA0								able o	levice	addr	ess	mat	tchi	ng u	sing	g dev	ice	addr	ess			
B RV ENA1 Enable or disable device address matching using device address C RW Enabled Disabled 1 Disabled C RW Enable or disable device address matching using device address 2 Disabled 0 Disabled device address matching using device address 2 Disabled 1 Enable or disable device address matching using device address 3 B RW ENA3 Enable or disable device address matching using device address 3 B RW ENA3 Enable or disable device address matching using device address 3 B RW ENA4 Enabled 1 Enable or disable device address matching using device address E RW ENA5 Enabled 1 Enable or disable device address matching using device address F RW ENA5 Enable or disable device address matching using device address 6 6 Disabled 0 Disabled 0 Disabled G Enable or disable device address matching using device address 6 6				Disabled	0					Disabled															
Part				Enabled	1					Enabled															
Disabled	В	RW	ENA1							Enable or disa	able c	levice	addr	ess	mat	tchi	ng u	sin	g dev	ice	addr	ess			
Enable										1															
C RW FNA2				Disabled	0					Disabled															
Part				Enabled	1					Enabled															
Disabled	С	RW	ENA2							Enable or disa	able o	levice	addr	ess	mat	tchi	ng u	sin	g dev	ice	addr	ess			
Pacific Paci										2															
D RW FANA Disabled 0 Disabled Enabled E RW FANA Disabled 1 Enable Enable device address matching using device address at Enable device address matching using device address for evice address for				Disabled	0					Disabled															
Book				Enabled	1					Enabled															
Disabled	D	RW	ENA3							Enable or disa	able o	levice	addr	ess	mat	tchi	ng u	sin	g dev	ice	addr	ess			
E RW ENA4 Disabled Disabled Disabled Enabled																									
E RW ENA4 Disabled Disabled																									
Part				Enabled	1															_					
Disabled	E	RW	ENA4								able d	levice	addr	ess	mat	tchi	ng u	sin	g dev	ice	addr	ess			
F RW FNAS FNAS FNAS FNAS FNAS FNAS FNAS FNAS				Disabled	0																				
F RW ENAS Disabled 0 Disabled Enabled 1 Enable or disable device address matching using device address Enable or disable device address matching using device address Enabled Enabled Disabled 0 Disabled evice address matching using device address Enable or disable device address matching using device address Enabled Enabled Enabled Enabled Enabled Enabled Disabled Enabled or disable device address matching using device address 7 Disabled Disabled Enabled TXAdd for device address 0 TXAdd for device address 1 TXAdd for device address 2 TXAdd for device address 3 M RW TXADD3 TXADD4 TXADD5 TXADD5 TXADD6 TXADC6 TXADC7 T																									
Disabled	С	D\A/	ENIAE	Enabled	1						abla c	lovico	addr	.0.0	mat	tchi	ng II	cin	r dov	ico	addr	000			
Disabled 0 Disabled 1 Enabled 1 Enabled 6 Enable or disable device address matching using device address 6 Enabled 6 Disabled 6 Enabled 1 Enabled 6 Enabled 6 Enabled 7 Enabled 6 Enabled 7 Enabled 6 Enabled 7 Enabled 8 Enabled 9 Enabled	г	rvv	ENAS								able	ievice	auui	ess	ıııaı	LCIII	iig u	SIII	guev	ice	auui	E33			
Enabled Enabled Enabled Enabled Enable or disable device address matching using device address 6 Disabled Disabled Enabled Enable or disable device address matching using device address 7 Disabled Enabled Disabled Enabled Enabled Enabled I Ena				Disabled	0																				
Enable or disable device address matching using device address 6 Disabled Disabled Enabled TXAdd for device address O TXAdd for device address 1 TXAdd for device address 2 L RW TXADD2 TXADD3 TXADD4 TXADD4 TXADD4 TXADD5 TXADD5 TXADD5 TXADD6 TXADD6 TXADD6 TXADD6 TXADD6 Disabled Enabled TXADD6 TXADD6 TXADD6 Disabled Enabled TXADD6 TXADC6 TX																									
Book	G	RW	ENA6								able c	levice	addr	ess	mat	tchi	ng u	sina	g dev	ice	addr	ess			
H RW ENA7 Disabled 0 Disabled Enabled I Enabled Disabled 1 Enabled I RW TXADD0 TXAdd for device address 0 TXAdd for device address 1 TXADD2 TXADD3 TXADD3 TXADD4 TXADD4 TXADD5 TXADD6																	0 -		,						
H RW ENA7 Disabled 0 Disabled Enabled 1 Enabled I RW TXADD0 J RW TXADD1 K RW TXADD2 L RW TXADD3 M RW TXADD3 M RW TXADD4 N RW TXADD5 O RW TXADD6 Enabled 0 Disabled Enabled I Enabled TXAdd for device address 0 TXAdd for device address 1 TXAdd for device address 2 TXAdd for device address 2 TXAdd for device address 3 TXAdd for device address 3 TXADD4 TXADD5 TXADD6 Enable or disable device address matching using device address 7 TXAdd for device address 0 TXAdd for device address 5 TXAdd for device address 5 TXAdd for device address 6				Disabled	0					Disabled															
7 Disabled 0 Disabled Enabled 1 Enabled I RW TXADD0 TxAdd for device address 0 J RW TXADD1 TxAdd for device address 1 K RW TXADD2 TxAdd for device address 2 L RW TXADD3 TxAdd for device address 3 M RW TXADD4 TxAdd for device address 5 O RW TXADD5 TxAdd for device address 5 TxAdd for device address 5 TxAdd for device address 6				Enabled	1					Enabled															
Disabled 0 Disabled Enabled 1 Enabled I RW TXADDO TxAdd for device address 0 J RW TXADD1 TxAdd for device address 1 K RW TXADD2 TxAdd for device address 2 L RW TXADD3 TxAdd for device address 3 M RW TXADD4 TxADD4 TxAdd for device address 5 O RW TXADD5 TxAdd for device address 5 TxAdd for device address 5 TxAdd for device address 6	Н	RW	ENA7							Enable or disa	able o	levice	addr	ess	mat	tchi	ng u	sin	g dev	ice	addr	ess			
Enabled I RW TXADD0 J RW TXADD1 K RW TXADD2 L RW TXADD3 M RW TXADD4 N RW TXADD4 N RW TXADD5 O RW TXADD5 TENABLE OF TENABLE OF TXADD OF TXA										7															
TxAdd for device address 0 J RW TXADD1 TxAdd for device address 1 K RW TXADD2 TxAdd for device address 2 L RW TXADD3 TxAdd for device address 3 M RW TXADD4 TxAdd for device address 4 N RW TXADD5 TxAdd for device address 5 O RW TXADD6 TxAdd for device address 6				Disabled	0					Disabled															
J RW TXADD1 TxAdd for device address 1 K RW TXADD2 TxAdd for device address 2 L RW TXADD3 TxAdd for device address 3 M RW TXADD4 TxAdd for device address 4 N RW TXADD5 TxAdd for device address 5 O RW TXADD6 TxAdd for device address 6				Enabled	1					Enabled															
K RW TXADD2 TxAdd for device address 2 L RW TXADD3 TxAdd for device address 3 M RW TXADD4 TxAdd for device address 4 N RW TXADD5 TxAdd for device address 5 O RW TXADD6 TxAdd for device address 6	I	RW	TXADD0							TxAdd for dev	vice a	ddres	s 0												
L RW TXADD3 TxAdd for device address 3 M RW TXADD4 TxAdd for device address 4 N RW TXADD5 TxAdd for device address 5 O RW TXADD6 TxAdd for device address 6	J	RW	TXADD1							TxAdd for dev	vice a	ddres	s 1												
M RW TXADD4 TXAdd for device address 4 N RW TXADD5 TXAdd for device address 5 O RW TXADD6 TXAdd for device address 6	K	RW	TXADD2							TxAdd for dev	vice a	ddres	s 2												
N RW TXADD5 TxAdd for device address 5 O RW TXADD6 TxAdd for device address 6	L	RW	TXADD3																						
O RW TXADD6 TxAdd for device address 6	М	RW	TXADD4							TxAdd for dev	vice a	ddres	s 4												
	N																								
P RW TXADD7 TxAdd for device address 7																									
	Р	RW	TXADD7							TxAdd for dev	vice a	ddres	s 7												

23.14.45 MODECNF0

Address offset: 0x650

Radio mode configuration register 0

Bit r	number		31	1 30	29	28	27	26	25 :	24	23 2	22 2	1 20) 19	18	17	16	15	14 1	3 12	11	10 9	9 8	3 7	6	5	4	3	2	1 0
Id																						(0 0							Α
Res	et 0x00000200		0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 (0 0	0	0 :	1 (0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	alue							Des	crip	tion	ı																
Α	RW RU										Rad	io ra	mp	-up	tim	e														
		Default	0								Defa	ault	ram	ւթ-սլ	o tir	ne	(tRX	EN)	, cor	npat	ible	with	firr	nwa	re					
											writ	ten	for	nRF	51															
		Fast	1								Fast	t ran	np-u	ıp (tl	RXE	N,F	AST), se	e el	ectri	cal s _l	ecit	ficat	ion	for	mo	re			
											info	rma	tion	1																



Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			C C A
Reset 0x00000200		0 00000	0000000000000000100000000
Id RW Field	Value Id	Value	Description
C RW DTX			Default TX value
			Specifies what the RADIO will transmit when it is not started, i.e.
			between:
			RADIO.EVENTS_READY and RADIO.TASKS_START
			RADIO.EVENTS_END and RADIO.TASKS_START
			RADIO.EVENTS_END and RADIO.EVENTS_DISABLED
	B1	0	Transmit '1'
	ВО	1	Transmit '0'
	Center	2	Transmit center frequency
			When tuning the crystal for centre frequency, the RADIO must
			be set in DTX = Center mode to be able to achieve the expected
			accuracy.

23.14.46 POWER

Address offset: 0xFFC
Peripheral power control

Bit	number		31	L 30	29	2	8 2	7	26	25	24	23	22	21	20	19	9 1	8 1	17	16	1	5 2	L4	13	1	2 1	.1	10	9	8	7	6	5	4	3	2	1	0	
Id																																						Α	
Res	et 0x00000001		0	0	0	C) (0	0	0	0	0	0	0	0	0	0)	0	0	0)	0	0	()	0	0	0	0	0	0	0	0	0	0	0	1	
Id	RW Field	Value Id	Va	alue								De	scr	ipti	on																								
Α	RW POWER											Ρ	erip	he	ral	po	we	r c	on	tro	1. 1	Th	e p	er	ipl	ner	al	and	lits	re	gist	ers	wi	ll be	9				
												r	ese	t to	its	ini	tial	st	ate	b'	y s	wi	tcl	hin	g	the	ре	erip	he	ral	off	anc	th	en					
												ba	ck (on a	aga	in.																							
		Disabled	0									Pe	ripl	ner	al is	рс	owe	ere	d d	off																			
		Enabled	1									Pe	ripl	ner	al is	рс	owe	ere	d d	on																			

23.15 Electrical specification

23.15.1 General Radio Characteristics

Symbol	Description	Min.	Тур.	Max.	Units
f_{OP}	Operating frequencies	2360		2500	MHz
$f_{PLL,PROG,RES}$	PLL programming resolution		2		kHz
f _{PLL,CH,SP}	PLL channel spacing		1		MHz
f _{DELTA,1M}	Frequency deviation @ 1 Msps		±170		kHz
f _{DELTA,BLE,1M}	Frequency deviation @ BLE 1Msps		±250		kHz
f _{DELTA,2M}	Frequency deviation @ 2 Msps		±320		kHz
f _{DELTA,BLE,2M}	Frequency deviation @ BLE 2 Msps		±500		kHz
fsk_{SPS}	On-the-air data rate	1		2	Msps

23.15.2 Radio current consumption (Transmitter)

Symbol	Description	Min.	Тур.	Max.	Units
I _{TX,PLUS4dBM,DCDC}	TX only run current (DCDC, 3V) P _{RF} =+4 dBm		7.5		mA
I _{TX,PLUS4dBM}	TX only run current P _{RF} = +4 dBm		16.6		mA
I _{TX,0dBM,DCDC}	TX only run current (DCDC, 3V)P _{RF} = 0dBm		5.3		mA
I _{TX,0dBM}	TX only run current P _{RF} = 0dBm		11.6		mA
I _{TX,MINUS4dBM,DCDC}	TX only run current DCDC, 3V P _{RF} = -4dBm		4.2		mA
I _{TX,MINUS4dBM}	TX only run current P _{RF} = -4 dBm		9.3		mA
I _{TX,MINUS8dBM,DCDC}	TX only run current DCDC, 3V P _{RF} = -8 dBm		3.8		mA



Symbol	Description	Min.	Тур.	Max.	Units
I _{TX,MINUS8dBM}	TX only run current P _{RF} = -8 dBm		8.4		mA
$I_{TX,MINUS12dBM,DCDC}$	TX only run current DCDC, 3V P _{RF} = -12 dBm		3.5		mA
I _{TX,MINUS12dBM}	TX only run current P _{RF} = -12 dBm		7.7		mA
I _{TX,MINUS16dBM,DCDC}	TX only run current DCDC, 3V P _{RF} = -16 dBm		3.3		mA
I _{TX,MINUS16dBM}	TX only run current P _{RF} = -16 dBm		7.3		mA
I _{TX,MINUS20dBM,DCDC}	TX only run current DCDC, 3V P _{RF} = -20 dBm		3.2		mA
I _{TX,MINUS20dBM}	TX only run current P _{RF} = -20 dBm		7.0		mA
I _{TX,MINUS40dBM,DCDC}	TX only run current DCDC, 3V P _{RF} = -40 dBm		2.7		mA
I _{TX,MINUS40dBM}	TX only run current P _{RF} = -40 dBm		5.9		mA
I _{START,TX,DCDC}	TX start-up current DCDC, 3V, P _{RF} = 4 dBm		4.0		mA
I _{START,TX}	TX start-up current, P _{RF} = 4 dBm		8.8		mA

23.15.3 Radio current consumption (Receiver)

Symbol	Description	Min.	Тур.	Max.	Units
I _{RX,1M,DCDC}	RX only run current (DCDC, 3V) 1Msps / 1Msps BLE		5.4		mA
I _{RX,1M}	RX only run current 1Msps / 1Msps BLE		11.7		mA
I _{RX,2M,DCDC}	RX only run current (DCDC, 3V) 2Msps / 2Msps BLE		5.8		mA
I _{RX,2M}	RX only run current 2Msps / 2Msps BLE		12.9		mA
I _{START,RX,DCDC}	RX start-up current (DCDC 3V)		3.5		mA
I _{START,RX,LDO}	RX start-up current (LDO 3V)		7.5		mA

23.15.4 Transmitter specification

Symbol	Description	Min.	Тур.	Max.	Units
P _{RF}	Maximum output power		4	6	dBm
P _{RFC}	RF power control range		24		dB
P _{RFCR}	RF power accuracy			±4	dB
P _{RF1,1}	1st Adjacent Channel Transmit Power 1 MHz (1 Msps Nordic		-25		dBc
	proprietary mode)				
P _{RF2,1}	2nd Adjacent Channel Transmit Power 2 MHz (1 Msps Nordic		-50		dBc
	proprietary mode)				
P _{RF1,2}	1st Adjacent Channel Transmit Power 2 MHz (2 Msps Nordic		-25		dBc
	proprietary mode)				
P _{RF2,2}	2nd Adjacent Channel Transmit Power 4 MHz (2 Msps Nordic		-50		dBc
	proprietary mode)				
P _{RF1,2,BLE}	1st Adjacent Channel Transmit Power 2 MHz (2 Msps BLE mode)		-20		dBc
P _{RF2,2,BLE}	2nd Adjacent Channel Transmit Power 4 MHz (2 Msps BLE		-50		dBc
	mode)				

23.15.5 Receiver operation

Symbol	Description	Min.	Тур.	Max.	Units
P _{RX,MAX}	Maximum received signal strength at < 0.1% BER		0		dBm
P _{SENS,IT,1M}	Sensitivity, 1Msps nRF mode ¹⁶		-93		dBm
P _{SENS,IT,SP,1M,BLE}	Sensitivity, 1Msps BLE ideal transmitter, <=37 bytes BER=1E-3 ¹⁷		-96		dBm
P _{SENS,IT,LP,1M,BLE}	Sensitivity, 1Msps BLE ideal transmitter >=128 bytes BER=1E-4 18		-95		dBm
P _{SENS,IT,2M}	Sensitivity, 2Msps nRF mode ¹⁹		-89		dBm

¹⁶ Typical sensitivity applies when ADDR0 is used for receiver address correlation. When ADDR[1...7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3dB.

¹⁷ As defined in the Bluetooth Core Specification v4.0 Volume 6: Core System Package (Low Energy Controller Volume)

¹⁸ Equivalent BER limit < 10E-04

¹⁹ Typical sensitivity applies when ADDR0 is used for receiver address correlation. When ADDR[1...7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3dB.



Symbol	Description	Min.	Тур.	Max.	Units
P _{SENS,IT,SP,2M,BLE}	Sensitivity, 2Msps BLE ideal transmitter, Packet length		-93		dBm
	<=37bytes				
P _{SENS,DT,SP,2M,BLE}	Sensitivity, 2Msps BLE dirty transmitter, Packet length		-93		dBm
	<=37bytes				
P _{SENS,IT,LP,2M,BLE}	Sensitivity, 2Msps BLE ideal transmitter >= 128bytes		-92		dBm
P _{SENS,DT,LP,2M,BLE}	Sensitivity, 2Msps BLE dirty transmitter, Packet length >=		-92		dBm
	128bytes				

23.15.6 RX selectivity

RX selectivity with equal modulation on interfering signal²⁰

Symbol	Description	Min.	Тур.	Max.	Units
C/I _{1M,co-channel}	1Msps mode, Co-Channel interference		9		dB
C/I _{1M,-1MHz}	1 Msps mode, Adjacent (-1 MHz) interference		-2		dB
C/I _{1M,+1MHz}	1 Msps mode, Adjacent (+1 MHz) interference		-10		dB
C/I _{1M,-2MHz}	1 Msps mode, Adjacent (-2 MHz) interference		-19		dB
C/I _{1M,+2MHz}	1 Msps mode, Adjacent (+2 MHz) interference		-42		dB
C/I _{1M,-3MHz}	1 Msps mode, Adjacent (-3 MHz) interference		-38		dB
C/I _{1M,+3MHz}	1 Msps mode, Adjacent (+3 MHz) interference		-48		dB
C/I _{1M,±6MHz}	1 Msps mode, Adjacent (≥6 MHz) interference		-50		dB
C/I _{1MBLE,co-channel}	1 Msps BLE mode, Co-Channel interference		6		dB
C/I _{1MBLE,-1MHz}	1 Msps BLE mode, Adjacent (-1 MHz) interference		-2		dB
C/I _{1MBLE,+1MHz}	1 Msps BLE mode, Adjacent (+1 MHz) interference		-9		dB
C/I _{1MBLE,-2MHz}	1 Msps BLE mode, Adjacent (-2 MHz) interference		-22		dB
C/I _{1MBLE,+2MHz}	1 Msps BLE mode, Adjacent (+2 MHz) interference		-46		dB
C/I _{1MBLE,>3MHz}	1 Msps BLE mode, Adjacent (≥3 MHz) interference		-50		dB
C/I _{1MBLE,image}	Image frequency Interference		-22		dB
C/I _{1MBLE,image,1MHz}	Adjacent (1 MHz) interference to in-band image frequency		-35		dB
C/I _{2M,co-channel}	2Msps mode, Co-Channel interference		10		dB
C/I _{2M,-2MHz}	2 Msps mode, Adjacent (-2 MHz) interference		6		dB
C/I _{2M,+2MHz}	2 Msps mode, Adjacent (+2 MHz) interference		-14		dB
C/I _{2M,-4MHz}	2 Msps mode, Adjacent (-4 MHz) interference		-20		dB
C/I _{2M,+4MHz}	2 Msps mode, Adjacent (+4 MHz) interference		-44		dB
C/I _{2M,-6MHz}	2 Msps mode, Adjacent (-6 MHz) interference		-42		dB
C/I _{2M,+6MHz}	2 Msps mode, Adjacent (+6 MHz) interference		-47		dB
C/I _{2M,≥12MHz}	2 Msps mode, Adjacent (≥12 MHz) interference		-52		dB
C/I _{2MBLE,co-channel}	2 Msps BLE mode, Co-Channel interference		7		dB
C/I _{2MBLE,±2MHz}	2 Msps BLE mode, Adjacent (±2 MHz) interference		0		dB
C/I _{2MBLE,±4MHz}	2 Msps BLE mode, Adjacent (±4 MHz) interference		-47		dB
C/I _{2MBLE,≥6MHz}	2 Msps BLE mode, Adjacent (≥6 MHz) interference		-49		dB
C/I _{2MBLE,image}	Image frequency Interference		-21		dB
C/I _{2MBLE,image, 2MHz}	Adjacent (2 MHz) interference to in-band image frequency		-36		dB

23.15.7 RX intermodulation

RX intermodulation²¹

Symbol	Description	Min.	Тур.	Max.	Units
P _{IMD,1M}	IMD performance, 1 Msps (3 MHz, 4 MHz, and 5 MHz offset)		-33		dBm
P _{IMD,1M,BLE}	IMD performance, BLE 1 Msps (3 MHz, 4 MHz, and 5 MHz		-30		dBm
	offset)				
P _{IMD,2M}	IMD performance, 2 Msps (6 MHz, 8 MHz, and 10 MHz offset)		-33		dBm

²⁰ Wanted signal level at PIN = -67 dBm. One interferer is used, having equal modulation as the wanted signal. The input power of the interferer where the sensitivity equals BER = 0.1% is presented

²¹ Wanted signal level at PIN = -64 dBm. Two interferers with equal input power are used. The interferer closest in frequency is not modulated, the other interferer is modulated equal with the wanted signal. The input power of the interferers where the sensitivity equals BER = 0.1% is presented.



Symbol	Description	Min.	Тур.	Max.	Units
P _{IMD,2M,BLE}	IMD performance, BLE 2 Msps (6 MHz, 8 MHz, and 10 MHz		-32		dBm
	offset)				

23.15.8 Radio timing

Symbol	Description	Min.	Тур.	Max.	Units
t _{TXEN}	Time between TXEN task and READY event after channel		140		us
	FREQUENCY configured				
t _{TXEN,FAST}	Time between TXEN task and READY event after channel		40		us
	FREQUENCY configured (Fast Mode)				
t _{TXDISABLE}	Time between DISABLE task and DISABLED event when the		6		us
	radio was in TX and mode is set to 1Msps				
t _{TXDISABLE,2M}	Time between DISABLE task and DISABLED event when the		4		us
	radio was in TX and mode is set to 2Msps				
t _{RXEN}	Time between the RXEN task and READY event after channel		140		us
	FREQUENCY configured in default mode				
t _{RXEN,FAST}	Time between the RXEN task and READY event after channel		40		us
	FREQUENCY configured in fast mode				
t _{SWITCH}	The minimum time taken to switch from RX to TX or TX to RX		20		us
	(channel FREQUENCY unchanged)				
t _{RXDISABLE}	Time between DISABLE task and DISABLED event when the		0		us
	radio was in RX				
t _{TXCHAIN}	TX chain delay		0.6		us
t _{RXCHAIN}	RX chain delay		9.4		us
t _{RXCHAIN,2M}	RX chain delay in 2Msps mode		5		us

23.15.9 Received Signal Strength Indicator (RSSI) specifications

Symbol	Description	Min.	Тур.	Max.	Units
RSSI _{ACC}	RSSI Accuracy Valid range -90 to -20 dBm		±2		dB
RSSI _{RESOLUTION}	RSSI resolution		1		dB
RSSI _{PERIOD}	Sample period		0.25		us

23.15.10 Jitter

Symbol	Description	Min.	Тур.	Max.	Units
t _{DISABLEDJITTER}	Jitter on DISABLED event relative to END event when shortcut		0.25		us
	between END and DISABLE is enabled.				
t _{READYJITTER}	Jitter on READY event relative to TXEN and RXEN task.		0.25		us

23.15.11 Delay when disabling the RADIO

Symbol	Description	Min.	Тур.	Max.	Units
t _{TXDISABLE,1M}	Disable delay from TX.		6		us
	Delay between DISABLE and DISABLED for MODE = Nrf_1Mbit and MODE = Ble_1Mbit				
t _{RXDISABLE,1M}	Disable delay from RX.		0		us
	Delay between DISABLE and DISABLED for MODE = Nrf_1Mbit and MODE = Ble_1Mbit				



24 TIMER — Timer/counter

The TIMER can operate in two modes: timer and counter.




Figure 42: Block schematic for timer/counter

The timer/counter runs on the high-frequency clock source (HFCLK) and includes a four-bit (1/2X) prescaler that can divide the timer input clock from the HFCLK controller. Clock source selection between PCLK16M and PCLK1M is automatic according to TIMER base frequency set by the prescaler. The TIMER base frequency is always given as 16 MHz divided by the prescaler value.

The PPI system allows a TIMER event to trigger a task of any other system peripheral of the device. The PPI system also enables the TIMER task/event features to generate periodic output and PWM signals to any GPIO. The number of input/outputs used at the same time is limited by the number of GPIOTE channels.

The TIMER can operate in two modes, Timer mode and Counter mode. In both modes, the TIMER is started by triggering the START task, and stopped by triggering the STOP task. After the timer is stopped the timer can resume timing/counting by triggering the START task again. When timing/counting is resumed, the timer will continue from the value it had prior to being stopped.

In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency f_{TIMER} as illustrated in *Figure 42: Block schematic for timer/counter* on page 234. The timer frequency is derived from PCLK16M as shown below, using the values specified in the PRESCALER register:

```
f_{\text{TIMER}} = 16 \text{ MHz} / (2^{\text{PRESCALER}})
```

When f_{TIMER} <= 1 MHz the TIMER will use PCLK1M instead of PCLK16M for reduced power consumption.

In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, that is, the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in the *BITMODE* on page 239 register.

PRESCALER on page 239 and the **BITMODE** on page 239 must only be updated when the timer is stopped. If these registers are updated while the TIMER is started then this may result in unpredictable behavior.



When the timer is incremented beyond its maximum value the Counter register will overflow and the TIMER will automatically start over from zero.

The Counter register can be cleared, that is, its internal value set to zero explicitly, by triggering the CLEAR task.

The TIMER implements multiple capture/compare registers.

Independent of prescaler setting the accuracy of the TIMER is equivalent to one tick of the timer frequency f_{TIMER} as illustrated in *Figure 42: Block schematic for timer/counter* on page 234.

24.1 Capture

The TIMER implements one capture task for every available capture/compare register.

Every time the CAPTURE[n] task is triggered, the Counter value is copied to the CC[n] register.

24.2 Compare

The TIMER implements one COMPARE event for every available capture/compare register.

A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated.

BITMODE on page 239 specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

24.3 Task delays

After the TIMER is started, the CLEAR task, COUNT task and the STOP task will guarantee to take effect within one clock cycle of the PCLK16M.

24.4 Task priority

If the START task and the STOP task are triggered at the same time, that is, within the same period of PCLK16M, the STOP task will be prioritized.

24.5 Registers

Table 42: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40008000	TIMER	TIMER0	Timer 0	This timer instance has 4 CC registers
				(CC[03])
0x40009000	TIMER	TIMER1	Timer 1	This timer instance has 4 CC registers
				(CC[03])
0x4000A000	TIMER	TIMER2	Timer 2	This timer instance has 4 CC registers
				(CC[03])
0x4001A000	TIMER	TIMER3	Timer 3	This timer instance has 6 CC registers
				(CC[05])
0x4001B000	TIMER	TIMER4	Timer 4	This timer instance has 6 CC registers
				(CC[05])

Table 43: Register Overview

Register	Offset	Description
TASKS_START	0x000	Start Timer



Register	Offset	Description
TASKS_STOP	0x004	Stop Timer
TASKS_COUNT	0x008	Increment Timer (Counter mode only)
TASKS_CLEAR	0x00C	Clear time
TASKS_SHUTDOWN	0x010	Shut down timer Deprecated
TASKS_CAPTURE[0]	0x040	Capture Timer value to CC[0] register
TASKS_CAPTURE[1]	0x044	Capture Timer value to CC[1] register
TASKS_CAPTURE[2]	0x048	Capture Timer value to CC[2] register
TASKS_CAPTURE[3]	0x04C	Capture Timer value to CC[3] register
TASKS_CAPTURE[4]	0x050	Capture Timer value to CC[4] register
TASKS_CAPTURE[5]	0x054	Capture Timer value to CC[5] register
EVENTS_COMPARE[0]	0x140	Compare event on CC[0] match
EVENTS_COMPARE[1]	0x144	Compare event on CC[1] match
EVENTS_COMPARE[2]	0x148	Compare event on CC[2] match
EVENTS_COMPARE[3]	0x14C	Compare event on CC[3] match
EVENTS_COMPARE[4]	0x150	Compare event on CC[4] match
EVENTS_COMPARE[5]	0x154	Compare event on CC[5] match
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
MODE	0x504	Timer mode selection
BITMODE	0x508	Configure the number of bits used by the TIMER
PRESCALER	0x510	Timer prescaler register
CC[0]	0x540	Capture/Compare register 0
CC[1]	0x544	Capture/Compare register 1
CC[2]	0x548	Capture/Compare register 2
CC[3]	0x54C	Capture/Compare register 3
CC[4]	0x550	Capture/Compare register 4
CC[5]	0x554	Capture/Compare register 5

24.5.1 SHORTS

Address offset: 0x200 Shortcut register

Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
A RW COMPAREO_CLEAR		Shortcut between COMPARE[0] event and CLEAR task
		See EVENTS_COMPARE[0] and TASKS_CLEAR
Disabled	0	Disable shortcut
Enabled	1	Enable shortcut
B RW COMPARE1_CLEAR		Shortcut between COMPARE[1] event and CLEAR task
		See EVENTS_COMPARE[1] and TASKS_CLEAR
Disabled	0	Disable shortcut
Enabled	1	Enable shortcut
C RW COMPARE2_CLEAR		Shortcut between COMPARE[2] event and CLEAR task
		See EVENTS_COMPARE[2] and TASKS_CLEAR
Disabled	0	Disable shortcut
Enabled	1	Enable shortcut
D RW COMPARE3_CLEAR		Shortcut between COMPARE[3] event and CLEAR task
		See EVENTS_COMPARE[3] and TASKS_CLEAR
Disabled	0	Disable shortcut
Enabled	1	Enable shortcut
E RW COMPARE4_CLEAR		Shortcut between COMPARE[4] event and CLEAR task
		See EVENTS_COMPARE[4] and TASKS_CLEAR



Bit	number		31 3	0 29	9 28	27	26 2	25 24	1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id									L K J I H G F E D C	ВА
Res	et 0x00000000		0 (0	0	0	0	0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
Id	RW Field	Value Id	Valu	e					Description	
		Disabled	0						Disable shortcut	
		Enabled	1						Enable shortcut	
F	RW COMPARE5_CLEAR								Shortcut between COMPARE[5] event and CLEAR task	
									See EVENTS_COMPARE[5] and TASKS_CLEAR	
		Disabled	0						Disable shortcut	
		Enabled	1						Enable shortcut	
G	RW COMPAREO_STOP								Shortcut between COMPARE[0] event and STOP task	
									See EVENTS_COMPARE[0] and TASKS_STOP	
		Disabled	0						Disable shortcut	
		Enabled	1						Enable shortcut	
Н	RW COMPARE1_STOP								Shortcut between COMPARE[1] event and STOP task	
									See EVENTS_COMPARE[1] and TASKS_STOP	
		Disabled	0						Disable shortcut	
		Enabled	1						Enable shortcut	
I	RW COMPARE2_STOP								Shortcut between COMPARE[2] event and STOP task	
									See EVENTS_COMPARE[2] and TASKS_STOP	
		Disabled	0						Disable shortcut	
		Enabled	1						Enable shortcut	
J	RW COMPARE3_STOP								Shortcut between COMPARE[3] event and STOP task	
									See EVENTS_COMPARE[3] and TASKS_STOP	
		Disabled	0						Disable shortcut	
		Enabled	1						Enable shortcut	
K	RW COMPARE4_STOP								Shortcut between COMPARE[4] event and STOP task	
									See EVENTS COMPARE[4] and TASKS STOP	
		Disabled	0						Disable shortcut	
		Enabled	1						Enable shortcut	
L	RW COMPARE5_STOP								Shortcut between COMPARE[5] event and STOP task	
									See EVENTS_COMPARE[5] and TASKS_STOP	
		Disabled	0						Disable shortcut	
		Enabled	1						Enable shortcut	

24.5.2 INTENSET

Address offset: 0x304 Enable interrupt

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW COMPAREO		Write '1' to Enable interrupt for COMPARE[0] event
		See EVENTS COMPARE[0]
	Set	1 Enable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
B RW COMPARE1		Write '1' to Enable interrupt for COMPARE[1] event
		See EVENTS COMPARE[1]
	Set	1 Enable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
C RW COMPARE2		Write '1' to Enable interrupt for COMPARE[2] event



Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Id RW Field	Value Id	Value	Description
			See EVENTS_COMPARE[2]
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW COMPARE3			Write '1' to Enable interrupt for COMPARE[3] event
			See EVENTS_COMPARE[3]
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
E RW COMPARE4			Write '1' to Enable interrupt for COMPARE[4] event
			See EVENTS_COMPARE[4]
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
F RW COMPARE5			Write '1' to Enable interrupt for COMPARE[5] event
			See EVENTS_COMPARE[5]
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

24.5.3 INTENCLR

Address offset: 0x308

Disable interrupt

	abio intorrapt			
Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW COMPAREO			Write '1' to Disable interrupt for COMPARE[0] event
				See EVENTS_COMPARE[0]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW COMPARE1			Write '1' to Disable interrupt for COMPARE[1] event
				See EVENTS_COMPARE[1]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW COMPARE2			Write '1' to Disable interrupt for COMPARE[2] event
				See EVENTS_COMPARE[2]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW COMPARE3			Write '1' to Disable interrupt for COMPARE[3] event
				See EVENTS_COMPARE[3]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW COMPARE4			Write '1' to Disable interrupt for COMPARE[4] event
				See EVENTS_COMPARE[4]
		Clear	1	Disable



Bit number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
F RW COMPARE5			Write '1' to Disable interrupt for COMPARE[5] event
			See EVENTS_COMPARE[5]
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

24.5.4 MODE

Address offset: 0x504 Timer mode selection

Bit	number		31	1 30	29	28	3 27	' 26	25	24	23	22 2	21 2	20 2	19 1	8 1	7 1	6 1!	5 14	4 13	12	11	10	9	8	7	6	5	4	3 2	2 1	L 0
Id																															Δ	A A
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0 (0) (0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
Id	RW Field	Value Id	V	alue	•						Des	scrip	otio	n																		
Α	RW MODE										Tim	ner r	noc	le																		
		Timer	0								Sele	ect 1	Tim	er r	nod	e																
		Counter	1								Sele	ect (Cou	nte	r m	ode													-	Оері	eca	ited
		LowPowerCounter	2								Sele	ect l	Low	Ро	wer	Со	unt	er n	nod	e												

24.5.5 BITMODE

Address offset: 0x508

Configure the number of bits used by the TIMER

Bit	number		31	30 2	29 2	28 2	7 2	6 25	5 24	4 23	3 22	21	20	19	18	17 :	16 1	15 1	l4 1	3 12	11	10	9	8	7	6	5	4	3 2	1	0
Id																														Α	Α.
Res	et 0x00000000		0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 (0	0	0
Id	RW Field	Value Id	Val	ue						D	escr	ipti	on																		
Α	RW BITMODE									Ti	mei	bit	wic	dth																	
		16Bit	0							16	bit	tim	er l	bit v	/idt	h															
		08Bit	1							8	bit t	ime	er bi	it wi	dth																
		24Bit	2							24	l bit	tim	er l	bit v	/idt	h															
		32Bit	3							32	bit	tim	er l	bit v	/idt	h															

24.5.6 PRESCALER

Address offset: 0x510
Timer prescaler register

Bit number			31	30	29 2	28 27	7 26	25	24 2	23 2	22 21	. 20	19	18 1	7 16	15	14 1	3 12	11 :	10 9	8	7	6	5 4	1 3	2	1	0
Id																									Α	Α	Α	Α
Reset 0x00	000004		0	0	0	0 0	0	0	0	0	0 0	0	0	0 0	0	0	0 (0	0	0 0	0	0	0	0 0	0	1	0	0
ld RW Fi	eld	Value Id	Va	lue					ı	Des	cript	ion																
A RW P	RESCALER		[0.	.9]					-	res	cale	r val	ue															

24.5.7 CC[0]

Address offset: 0x540

Capture/Compare register 0



Bit r	umber		31	30	29	28	27	26	25	24	1 23	3 22	2 21	20	19	18	17	16	15	14 :	L3 1	2 1	1 1	0 9	8 (7	6	5	4	3	2	1 0
Id			,	ΑA	Α	Α	Α	Α	Α	Α		ΑA	A A A	4	Α	Α	Α	Α	Α	Α	Α.	Α ,	λ Α	. Δ	ι A	. A	Α	Α	Α	Α	Α	АА
Res	et 0x00000000		0	0	0	0	0	0	0	0		0 0	0 0)	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	lue							De	esci	ripti	on																		
Α	RW CC							Ca	ptu	ıre/	′Co	mp	are v	/alu	e																	

Only the number of bits indicated by BITMODE will be used by

24.5.8 CC[1]

Address offset: 0x544

Capture/Compare register 1

Bit r	umber		31	30	29	28	27	26	25	24	23	22	21	20 1	19 1	.8 1	7 1	6 1	5 14	13	12	11 :	10	9	8 7	7 6	5 5	4	3	2	1 0
Id			A	A	Α	Α	Α	Α	Α	Α	Δ	A	АА		A ,	Δ ,	Α Α	Δ Δ	A A	Α	Α	Α	A	Α.	A A	A A	A A	Α	Α	Α	АА
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0 0		0	0 () (0	0	0	0	0	0	0	0 () (0	0	0	0	0 0
Id	RW Field	Value Id	Va	lue							Des	scri	ptio	n																	
Α	RW CC							Ca	ptu	re/	Com	пра	re v	alue	2																

Only the number of bits indicated by BITMODE will be used by the TIMER.

24.5.9 CC[2]

Address offset: 0x548

Capture/Compare register 2

Bit	number		31 3	30 2	9 2	28 2	27 2	26 :	25	24	23 2	2 2	1 20	19	18	17	16	15	14	13 :	12 :	.1 1	0 9	8	7	6	5	4	3	2	1 0
Id			Α.	A A	١.	Α	Α	Α	Α	Α	Α	ΑА	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A	Α	Α	Α	Α	Α	Α	A .	А А
Re	set 0x0000000		0	0 ()	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Valu	ıe							Desc	ript	tion																		
Α	RW CC						(Сар	tur	e/C	om	oare	valu	ıe																	

Only the number of bits indicated by BITMODE will be used by the TIMER.

24.5.10 CC[3]

Address offset: 0x54C

Capture/Compare register 3

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW CC		Capture/Compare value

Only the number of bits indicated by BITMODE will be used by the TIMER.

24.5.11 CC[4]

Address offset: 0x550

Capture/Compare register 4

Bit number		31 30	29	28	27	26	25	24	23 2	2 21 :	20 1	19 1	8 1	7 16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id		АА	Α	Α	Α	Α	Α	Α	Α.	ААА	٠.	A A	4 Α	A	Α	Α	A	Α Α	A	Α	Α	Α	Α	Α	A	4 А	Α	Α
Reset 0x00000000		0 0	0	0	0	0	0	0	0	0 0 0		0 (0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0
ld RW Field	Value Id	Value	:						Desc	riptio	n																	
									_																			

A RW CC Capture/Compare value



Bit number		31 30 29 28 3	3 27 26 25 24 23 22 21	20 19 18 17 16 15	14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id		AA A A	. A A A A AAAA	. A A A A A	A A A A A A	A A A A A A A A
Reset 0x00000000		0 0 0 0	0 0 0 0 0000	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description	n		

Only the number of bits indicated by BITMODE will be used by the TIMER.

24.5.12 CC[5]

Address offset: 0x554

Capture/Compare register 5

Bitı	number		31	30	29	28	27	26	25	5 24	4 2	3 2	2 2:	1 20	19	18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	1 0
Id			A	A	Α	Α	Α	Α	Α	Δ	١	A	ΑА	Α	Α	Α	Α	Α	Α	Α	Α.	Δ.	Δ Δ	Α	Α	Α	Α	Α	Α	A A	\ <i>A</i>	A A
Res	et 0x00000000		0	0	0	0	0	0	0	0)	0	0 0	0	0	0	0	0	0	0	0)	0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	lue							D	esc	ript	ion																		
Α	RW CC							Ca	ptı	ıre	/Co	mp	are	valı	ue																	

Only the number of bits indicated by BITMODE will be used by the TIMER.

24.6 Electrical specification

24.6.1 Timers Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
I _{TIMER_1M}	Run current with 1 MHz clock input (PCLK1M)	3	5	8	μΑ
I _{TIMER_16M}	Run current with 16 MHz clock input (PCLK16M)	50	70	120	μΑ
t _{TIMER.START}	Time from START task is given until timer starts counting		0.25		us



25 RTC — Real-time counter

The Real-time counter (RTC) module provides a generic, low power timer on the low-frequency clock source (LFCLK).




Figure 43: RTC block schematic

The RTC module features a 24-bit COUNTER, a 12-bit (1/X) prescaler, capture/compare registers, and a tick event generator for low power, tickless RTOS implementation.

25.1 Clock source

The RTC will run off the LFCLK.

The COUNTER resolution will therefore be $30.517~\mu s$. Depending on the source, the RTC is able to run while the HFCLK is OFF and PCLK16M is not available.

The software has to explicitely start LFCLK before using the RTC.

See CLOCK — Clock control on page 101 for more information about clock sources.

25.2 Resolution versus overflow and the PRESCALER

Counter increment frequency:

```
f_{RTC} [kHz] = 32.768 / (PRESCALER + 1 )
```

The PRESCALER register is read/write when the RTC is stopped. The PRESCALER register is read-only once the RTC is STARTed. Writing to the PRESCALER register when the RTC is started has no effect.

The PRESCALER is restarted on START, CLEAR and TRIGOVRFLW, that is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.

Examples:

1. Desired COUNTER frequency 100 Hz (10 ms counter period)

```
PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327
```

 $f_{RTC} = 99.9 Hz$



10009.576 µs counter period

2. Desired COUNTER frequency 8 Hz (125 ms counter period)

PRESCALER = round(32.768 kHz / 8 Hz) – 1 = 4095

 $f_{RTC} = 8 Hz$

125 ms counter period

Table 44: RTC resolution versus overflow

Prescaler	Counter resolution	Overflow
0	30.517 μs	512 seconds
2 ⁸ -1	7812.5 μs	131072 seconds
212-1	125 ms	582.542 hours

25.3 COUNTER register

The COUNTER increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. <<PRESC>> is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER. The TICK event is disabled by default.




Figure 44: Timing diagram - COUNTER_PRESCALER_0




Figure 45: Timing diagram - COUNTER_PRESCALER_1

25.4 Overflow features

The TRIGOVRFLW task sets the COUNTER value to 0xFFFFF0 to allow SW test of the overflow condition.

OVRFLW occurs when COUNTER overflows from 0xFFFFFF to 0.

Important: The OVRFLW event is disabled by default.

25.5 TICK event

The TICK event enables low power "tick-less" RTOS implementation as it optionally provides a regular interrupt source for a RTOS without the need to use the ARM® SysTick feature.



Using the RTC TICK event rather than the SysTick allows the CPU to be powered down while still keeping RTOS scheduling active.

Important: The TICK event is disabled by default.

25.6 Event control feature

To optimize RTC power consumption, events in the RTC can be individually disabled to prevent PCLK16M and HFCLK being requested when those events are triggered. This is managed using the EVTEN register.

For example, if the TICK event is not required for an application, this event should be disabled as it is frequently occurring and may increase power consumption if HFCLK otherwise could be powered down for long durations.

This means that the RTC implements a slightly different task and event system compared to the standard system described in *Peripheral interface* on page 68. The RTC task and event system is illustrated in *Figure 46: Tasks, events and interrupts in the RTC* on page 244.




Figure 46: Tasks, events and interrupts in the RTC

25.7 Compare feature

There are a number of Compare registers.

For more information, see *Registers* on page 248.

When setting a compare register, the following behavior of the RTC compare event should be noted:

• If a CC register value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.






Figure 47: Timing diagram - COMPARE_CLEAR

 If a CC register is N and the COUNTER value is N when the START task is set, this will not trigger a COMPARE event.




Figure 48: Timing diagram - COMPARE_START

• COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N.




Figure 49: Timing diagram - COMPARE

• If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.






Figure 50: Timing diagram - COMPARE_N+2

If the COUNTER is N, writing N or N+1 to a CC register may not trigger a COMPARE event.




Figure 51: Timing diagram - COMPARE_N+1

• If the COUNTER is N and the current CC register value is N+1 or N+2 when a new CC value is written, a match may trigger on the previous CC value before the new value takes effect. If the current CC value greater than N+2 when the new value is written, there will be no event due to the old value.




Figure 52: Timing diagram - COMPARE_N-1

25.8 TASK and EVENT jitter/delay

Jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK) which is not synchronous to the faster PCLK16M.

Registers in the peripheral interface, part of the PCLK16M domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the PCLK16M domain and is latched on read from an internal register called COUNTER in the LFCLK domain. COUNTER is the register which is actually modified each time the RTC ticks. These registers must be synchronised between clock domains (PCLK16M and LFCLK).

The following is a summary of the jitter introduced on tasks and events. Figures illustrating jitter follow.



Table 45: RTC jitter magnitudes on tasks

Task	Delay
CLEAR, STOP, START, TRIGOVRFLOW	+15 to 46 μs

Table 46: RTC jitter magnitudes on events

Operation/Function	Jitter
START to COUNTER increment	+/- 15 μs
COMPARE to COMPARE 22	+/- 62.5 ns

1. CLEAR and STOP (and TRIGOVRFLW; not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and rising of the LFCLK. This is between 15.2585 μ s and 45.7755 μ s – rounded to 15 μ s and 46 μ s for the remainder of the section.




Figure 53: Timing diagram - DELAY_CLEAR




Figure 54: Timing diagram - DELAY_STOP

2. The START task will start the RTC. Assuming that the LFCLK was previously running and stable, the first increment of COUNTER (and instance of TICK event) will be typically after 30.5 μs +/-15 μs. In some cases, in particular if the RTC is STARTed before the LFCLK is running, that timing can be up to ~250 μs. The software should therefore wait for the first TICK if it has to make sure the RTC is running. Sending a TRIGOVRFLW task sets the COUNTER to a value close to overflow. However, since the update of COUNTER relies on a stable LFCLK, sending this task while LFCLK is not running will start LFCLK, but the update will then be delayed by the same amount of time of up to ~250 us. The figures show the smallest and largest delays to on the START task which appears as a +/-15 μs jitter on the first COUNTER increment.

Note: 32.768 kHz clock jitter is additional to the numbers provided above.

²² Assumes RTC runs continuously between these events.






Figure 55: Timing diagram - JITTER_START-




Figure 56: Timing diagram - JITTER_START+

25.9 Reading the COUNTER register

To read the COUNTER register, the internal <<COUNTER>> value is sampled.

To ensure that the <<COUNTER>> is safely sampled (considering an LFCLK transition may occur during a read), the CPU and core memory bus are halted for three cycles by lowering the core PREADY signal. The Read takes the CPU 2 cycles in addition resulting in the COUNTER register read taking a fixed five PCLK16M clock cycles.




Figure 57: Timing diagram - COUNTER_READ

25.10 Registers

Table 47: Instances

Base address	Peripheral	Instance	Description	Configuration
0x4000B000	RTC	RTC0	Real-time counter 0	CC[02] implemented, CC[3] not
				implemented
0x40011000	RTC	RTC1	Real-time counter 1	CC[03] implemented



Base address	Peripheral	Instance	Description	Configuration
0x40024000	RTC	RTC2	Real-time counter 2	CC[03] implemented

Table 48: Register Overview

Register	Offset	Description
TASKS_START	0x000	Start RTC COUNTER
TASKS_STOP	0x004	Stop RTC COUNTER
TASKS_CLEAR	0x008	Clear RTC COUNTER
TASKS_TRIGOVRFLW	0x00C	Set COUNTER to 0xFFFFF0
EVENTS_TICK	0x100	Event on COUNTER increment
EVENTS_OVRFLW	0x104	Event on COUNTER overflow
EVENTS_COMPARE[0]	0x140	Compare event on CC[0] match
EVENTS_COMPARE[1]	0x144	Compare event on CC[1] match
EVENTS_COMPARE[2]	0x148	Compare event on CC[2] match
EVENTS_COMPARE[3]	0x14C	Compare event on CC[3] match
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVTEN	0x340	Enable or disable event routing
EVTENSET	0x344	Enable event routing
EVTENCLR	0x348	Disable event routing
COUNTER	0x504	Current COUNTER value
PRESCALER	0x508	12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is
		stopped
CC[0]	0x540	Compare register 0
CC[1]	0x544	Compare register 1
CC[2]	0x548	Compare register 2
CC[3]	0x54C	Compare register 3

25.10.1 INTENSET

Address offset: 0x304

Enable interrupt

	-			
Bit	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW TICK			Write '1' to Enable interrupt for TICK event
				See EVENTS_TICK
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW OVRFLW			Write '1' to Enable interrupt for OVRFLW event
				See EVENTS_OVRFLW
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW COMPAREO			Write '1' to Enable interrupt for COMPARE[0] event
				See EVENTS_COMPARE[0]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW COMPARE1			Write '1' to Enable interrupt for COMPARE[1] event
				See EVENTS_COMPARE[1]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled



Bit	number		31	30 2	9 2	28 2	7 26	5 25	24	23 2	22 2	21 20	19	9 18	3 17	' 16	15	14	13	12 :	11 :	10 !	9	8	7	6	5 4	4 3	3 2	1	0
Id													F	Е	D	С														В	Α
Res	et 0x00000000		0	0 () (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0
Id	RW Field	Value Id	Va	lue						Des	crip	otion																			
Е	RW COMPARE2									Writ	te '	1' to	Ena	ble	int	erru	ıpt f	or C	ON	IPA	RE[2] e	vei	nt							
										See	EV	ENTS		омі	PAR	RE[2	1														
		Set	1							Enal	ble																				
		Disabled	0							Read	d: [Disab	led																		
		Enabled	1							Read	d: E	nabl	ed																		
F	RW COMPARE3									Writ	te '	1' to	Ena	ble	inte	erru	ıpt f	or C	ON	IPA	RE[3] e	vei	nt							
										See	EV	ENTS		ОМІ	PAR	RE[3]														
		Set	1							Enal	ble																				
		Disabled	0							Read	d: [Disab	led																		
		Enabled	1							Read	d: E	nabl	ed																		

25.10.2 INTENCLR

Address offset: 0x308 Disable interrupt

Disable interrupt	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id	F E D C
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A RW TICK	Write '1' to Disable interrupt for TICK event
	See EVENTS_TICK
Clear	1 Disable
Disabled	0 Read: Disabled
Enabled	1 Read: Enabled
B RW OVRFLW	Write '1' to Disable interrupt for OVRFLW event
	See EVENTS_OVRFLW
Clear	1 Disable
Disabled	
Enabled	1 Read: Enabled
C RW COMPAREO	Write '1' to Disable interrupt for COMPARE[0] event
C NW CONTINUES	
	See EVENTS_COMPARE[0]
Clear	1 Disable
Disabled	
Enabled	1 Read: Enabled
D RW COMPARE1	Write '1' to Disable interrupt for COMPARE[1] event
	See EVENTS_COMPARE[1]
Clear	1 Disable
Disabled	0 Read: Disabled
Enabled	1 Read: Enabled
E RW COMPARE2	Write '1' to Disable interrupt for COMPARE[2] event
	See EVENTS_COMPARE[2]
Clear	1 Disable
Disabled	0 Read: Disabled
Enabled	1 Read: Enabled
F RW COMPARE3	Write '1' to Disable interrupt for COMPARE[3] event
	See EVENTS_COMPARE[3]
Clear	1 Disable
Disabled	
Enabled	1 Read: Enabled
Lilabled	1 II. Lilabica



25.10.3 EVTEN

Address offset: 0x340

Enable or disable event routing

Bit	number		31	30 2	9 28	8 27	7 26	25 :	24 23	22	21 2	0 19	18	17 1	16 1	.5 14	4 13	12	11	10	9	8 7	6	5	4	3 2	2 1	. 0
Id												F	Ε	D	С												В	А
Res	set 0x00000000		0	0 (0 0	0	0	0	0 0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0 0	0	0
Id	RW Field V	alue Id	Val	ue					De	escri	ptior	,																
Α	RW TICK								En	able	or d	isable	e ev	ent	rou	ting	for	TICK	eve	ent								
									Se	e <i>EV</i>	ENT!	_TIC	K															
	D	isabled	0						Di	sable	e																	
	E	nabled	1						En	able	9																	
В	RW OVRFLW								En	able	or d	isable	e ev	ent	rou	ting	for	OVR	FLW	V ev	ent							
									Se	e <i>EV</i>	ENT!	_ov	RFL	W														
	D	isabled	0						Di	sable	e																	
	E	nabled	1						En	able	9																	
С	RW COMPAREO								En	able	or d	isable	e ev	ent	rou	ting	for	CON	1PA	RE[()] e	vent						
									Se	e <i>EV</i>	ENT!	_co	MP.	ARE	[0]													
	D	isabled	0						Di	sable	e																	
	E	nabled	1						En	able	9																	
D	RW COMPARE1								En	able	or d	isable	e ev	ent	rou	ting	for	CON	1PA	RE[:	1] e	vent						
									Se	e <i>EV</i>	ENT!	_co	MP.	ARE	[1]													
	D	isabled	0						Di	sable	e																	
	E	nabled	1						En	able	9																	
Ε	RW COMPARE2								En	able	or d	isable	e ev	ent	rou	ting	for	CON	1PA	RE[2	2] e	vent						
									Se	e <i>EV</i>	ENT!	_co	MP.	ARE	[2]													
	D	isabled	0						Di	sable	e																	
	E	nabled	1						En	able	9																	
F	RW COMPARE3								En	able	or d	isable	e ev	ent	rou	ting	for	CON	1PA	RE[3	3] e	vent						
									Se	e <i>EV</i>	/ENTS	_co	MP.	ARE	[3]													
	D	isabled	0						Di	sable	e																	
	E	nabled	1						En	able	9																	

25.10.4 EVTENSET

Address offset: 0x344 Enable event routing

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW TICK			Write '1' to Enable event routing for TICK event
				See EVENTS_TICK
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW OVRFLW			Write '1' to Enable event routing for OVRFLW event
				See EVENTS_OVRFLW
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW COMPAREO			Write '1' to Enable event routing for COMPARE[0] event
				See EVENTS_COMPARE[0]
		Set	1	Enable



Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			F E D C B A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW COMPARE1			Write '1' to Enable event routing for COMPARE[1] event
			See EVENTS_COMPARE[1]
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
E RW COMPARE2			Write '1' to Enable event routing for COMPARE[2] event
			See EVENTS_COMPARE[2]
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
F RW COMPARE3			Write '1' to Enable event routing for COMPARE[3] event
			See EVENTS_COMPARE[3]
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

25.10.5 EVTENCLR

Address offset: 0x348 Disable event routing

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
d		F E D C
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
d RW Field	Value Id	Value Description
A RW TICK		Write '1' to Disable event routing for TICK event
		See EVENTS_TICK
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
B RW OVRFLW		Write '1' to Disable event routing for OVRFLW event
		See EVENTS_OVRFLW
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
C RW COMPAREO		Write '1' to Disable event routing for COMPARE[0] event
		See EVENTS_COMPARE[0]
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
D RW COMPARE1		Write '1' to Disable event routing for COMPARE[1] event
		See EVENTS_COMPARE[1]
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
E RW COMPARE2		Write '1' to Disable event routing for COMPARE[2] event
		See EVENTS_COMPARE[2]
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled



Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5	4	3	2	1 0
Id				F E D C					ВА
Res	et 0x00000000		0 0 0 0 0 0 0 0	0000000000000000	0	0	0	0	0 0
Id	RW Field	Value Id	Value	Description					
F	RW COMPARE3			Write '1' to Disable event routing for COMPARE[3] event					
				See EVENTS_COMPARE[3]					
		Clear	1	Disable					
		Disabled	0	Read: Disabled					
		Enabled	1	Read: Enabled					

25.10.6 COUNTER

Address offset: 0x504
Current COUNTER value

Bit	numb	er		31	30	29	28	3 2	7 26	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2	1 0
Id												Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۸ ۸	А А
Res	et 0x(0000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
Id	RW	Field	Value Id	Va	lue							De	scr	ipti	on																			
Α	R	COUNTER							Co	oun	ter	valı	ıe																					

25.10.7 PRESCALER

Address offset: 0x508

12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is stopped

Bit	number		31	30	29	28 2	7 26	25	24	23	22 :	21 2	0 1	9 1	8 17	16	15	14 1	3 12	11	10	9	8	7	6 !	5 4	1 3	2	1 0
Id																				Α	Α	Α	A	Д	Α /	Δ Δ	A A	Α	A A
Res	et 0x00000000		0	0	0	0 (0 0	0	0	0	0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0 0
Id	RW Field	Value Id	Va	lue						Des	scrip	otio	n																
Α	RW PRESCALER						Pr	esc	aler	val	ue																		

25.10.8 CC[0]

Address offset: 0x540 Compare register 0

Bit number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
Id			$A \ A \ A \ A \ A \ A \ A$	A A A A A A A A	A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description		
A RW COMPARE			`omnare value		

A RW COMPARE Compare value

25.10.9 CC[1]

Address offset: 0x544 Compare register 1

Bit	number		31	30 2	29	28 2	7 26	5 25	24	23	22	21 2	20 1	19 1	18 1	7 1	5 15	14	13 :	12 1	1 10	9	8	7	6	5 .	4 3	3 2	1	0
Id										Α	Α	Α	Α	Α.	A A	Δ Δ	A	Α	Α	Α.	4 A	Α	Α	Α	Α	A	A A	Α Α	Α	Α
Re	et 0x00000000		0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0	0 0	0 0	0	0
Id	RW Field	Value Id	Va	lue						De	scri	ptio	n																	
-							_																							_

A RW COMPARE Compare value

25.10.10 CC[2]

Address offset: 0x548 Compare register 2



Bit	number		31	30	29	28 :	27 2	6 2	5 24	4 23	22	21	20	19	18	17 :	16	15 1	4 1	3 12	11	10	9	8	7	6	5	4	3 2	1	. 0
Id										Α	Α	Α	Α	Α	Α	Α	Α	Α.	4 Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	ΑА	A	А
Res	et 0x00000000		0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Va	llue						De	scr	iptio	on																		
Α	RW COMPARE								par	e va	lue																				

25.10.11 CC[3]

Address offset: 0x54C Compare register 3

Bit	number		31	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13 1	.2 1	1 1	9	8	7	6	5	4	3	2	1 0
Id											Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	4 Α	. A	Α	Α	Α	Α	Α	Α .	Δ.	АА
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0
Id										Des	scri	ptic	on																			
Α	RW COMPARE								Cor	mp	are	val	ue																			

25.11 Electrical specification

25.11.1 RTC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
I _{RTC}	Run current Real Time Counter (LFCLK source)		0.1		μΑ



26 RNG — Random number generator

The Random number generator (RNG) generates true non-deterministic random numbers based on internal thermal noise that are suitable for cryptographic purposes. The RNG does not require a seed value.




Figure 58: Random number generator

The RNG is started by triggering the START task and stopped by triggering the STOP task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register. This means that after a VALRDY event is generated the CPU has the time until the next VALRDY event to read out the random number from the VALUE register before it is overwritten by a new random number.

26.1 Bias correction

A bias correction algorithm is employed on the internal bit stream to remove any bias toward '1' or '0'. The bits are then queued into an eight-bit register for parallel readout from the VALUE register.

It is possible to enable bias correction in the CONFIG register. This will result in slower value generation, but will ensure a statistically uniform distribution of the random values.

26.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next. This is especially true when bias correction is enabled.

26.3 Registers

Table 49: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x4000D000	RNG	RNG	Random number generator		

Table 50: Register Overview

Register	Offset	Description
TASKS_START	0x000	Task starting the random number generator
TASKS_STOP	0x004	Task stopping the random number generator
EVENTS_VALRDY	0x100	Event being generated for every new random number written to the VALUE register
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG	0x504	Configuration register
VALUE	0x508	Output random number

26.3.1 SHORTS

Address offset: 0x200 Shortcut register



Bit	number		3	1 30	29	28	27	7 26	25	24	23	22	21 2	20	19 1	18 :	17 1	L6 1	15 1	14 :	L3 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id																																Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	٧	'alue	•						De	scri	ptio	n																		
Α	RW VALRDY_STOP							Sh	ort	cut	bet	wee	en V	ALF	RDY	eve	ent a	and	ST	ОP	tasl	(
											See	e EV	'ENT	rs I	VAL	RD	′ an	d 7.	ASI	KS .	STO	P										
		Disabled	0					Di	sab	le s	hor	tcut		Ī						Ī												
		Enabled	1					En	abl	e sł	nort	cut																				

26.3.2 INTENSET

Address offset: 0x304 Enable interrupt

Bit number	3	1 30 29	28 2	7 26	25	24 2	23 22	21	20 1	9 1	8 17	16	15	14 1	.3 12	11	10	9 8	3 7	6	5	4	3	2 :	1 0
Id																									Α
Reset 0x00000000	0	0 0	0 (0 0	0	0	0 0	0	0	0 0	0	0	0	0	0 0	0	0	0 () (0	0	0	0	0 (0 0
Id RW Field Va	lue Id V	/alue)esci	iptic	n																
A RW VALRDY				W	rite '	'1' to	Ena	ble i	nter	rupt	for	VAL	.RD	eve /	ent										
						S	ee <i>E</i>	VEN	TS_V	'ALR	DY														
Set	t 1			En	able	9																			
Dis	sabled 0			Re	ad: I	Disa	bled																		
Ena	abled 1			Re	ad: I	Enab	oled																		

26.3.3 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30 29 28 27	² 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A
Reset 0x00000000		0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value	Description
A RW VALRDY			Write '1' to Disable interrupt for VALRDY event
			See EVENTS_VALRDY
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
A NW VALADI	Disabled	1 0 1	See EVENTS_VALRDY Disable Read: Disabled

26.3.4 CONFIG

Address offset: 0x504 Configuration register

Bit	number		33	1 30	29	28	8 2	7 2	26 2	25 2	24	23	22	21	20	19	18	17	16	15	14	13	3 12	11	10	9	8	7	6	5	4	3	2	1)
Id																																		,	4
Re	set 0x00000000		0	0	0	0) ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0)
Id	RW Field	Value Id	V	alue	9							De	scr	ipti	on																				
Α	RW DERCEN							E	Bias	s co	rre	ctio	on																						
		Disabled	0					[Disa	able	ed																								
		Enabled	1					E	Ena	ble	d																								

26.3.5 VALUE

Address offset: 0x508 Output random number



В	it number	31 30 29 28	3 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	I		A A A A A A A
R	eset 0x00000000	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	I RW Field Value I	d Value	Description
Δ	R VALUE	[0. 255]	Generated random number

26.4 Electrical specification

26.4.1 RNG Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
I _{RNG}	Run current, CPU sleeping.		500		μΑ
t _{RNG,START}	Time from setting the START task to generation begins. This is		128		μs
	a one-time delay on START signal and does not apply between				
	samples.				
t _{RNG,RAW}	Run time per byte without bias correction. Uniform distribution		30		μs
	of 0 and 1 is not guaranteed.				
t _{RNG,BC}	Run time per byte with bias correction. Uniform distribution		120		μs
	of 0 and 1 is guaranteed. Time to generate a byte cannot be				
	guaranteed.				



27 TEMP — Temperature sensor

The temperature sensor measures die temperature over the temperature range of the device. Linearity compensation can be implemented if required by the application.

Listed here are the main features for TEMP:

- · Temperature range is greater than or equal to operating temperature of the device
- · Resolution is 0.25 degrees

TEMP is started by triggering the START task.

When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register.

To achieve the measurement accuracy stated in the electrical specification, the crystal oscillator must be selected as the HFCLK source, see *CLOCK* — *Clock control* on page 101 for more information.

When the temperature measurement is completed, TEMP analog electronics power down to save power.

TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

27.1 Registers

Table 51: Instances

Base address	Peripheral	Instance	Description	Configuration
0x4000C000	TEMP	TEMP	Temperature sensor	

Table 52: Register Overview

Register	Offset	Description
TASKS_START	0x000	Start temperature measurement
TASKS_STOP	0x004	Stop temperature measurement
EVENTS_DATARDY	0x100	Temperature measurement complete, data ready
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
TEMP	0x508	Temperature in °C (0.25° steps)
A0	0x520	Slope of 1st piece wise linear function
A1	0x524	Slope of 2nd piece wise linear function
A2	0x528	Slope of 3rd piece wise linear function
A3	0x52C	Slope of 4th piece wise linear function
A4	0x530	Slope of 5th piece wise linear function
A5	0x534	Slope of 6th piece wise linear function
ВО	0x540	y-intercept of 1st piece wise linear function
B1	0x544	y-intercept of 2nd piece wise linear function
B2	0x548	y-intercept of 3rd piece wise linear function
В3	0x54C	y-intercept of 4th piece wise linear function
B4	0x550	y-intercept of 5th piece wise linear function
B5	0x554	y-intercept of 6th piece wise linear function
то	0x560	End point of 1st piece wise linear function
T1	0x564	End point of 2nd piece wise linear function
T2	0x568	End point of 3rd piece wise linear function
T3	0x56C	End point of 4th piece wise linear function
T4	0x570	End point of 5th piece wise linear function



27.1.1 INTENSET

Address offset: 0x304

Enable interrupt

Bit	number		31	L 30	29	28	8 2	7 :	26 2!	5 2	4 2	3 22	2 21	1 20	1:	9 1	8 1	7 1	6 1	.5 1	4 1	13 :	L2 1	1 1	10	9	8	7	6	5	4	3	2	1 0
Id																																		Α
Res	et 0x00000000		0	0	0	0	0)	0 0	0	0	0	0	0	C) () (0)	0	0	0	0	0	0	0	0	0	0	0	0	0 ()	0 0
Id	RW Field	Value Id	Va	alue							D	esci	ript	ion																				
Α	RW DATARDY							,	Write	e '1	' to	Ena	ble	int	err	rup	fo	r D	4TA	ARD	Υe	ver	nt											
											Se	e E	VEN	NTS _.	_D.	ATA	\RL	ΟY																
		Set	1					-	Enab	le																								
		Disabled	0					-	Read	: D	isab	led																						
		Enabled	1					-	Read	: Eı	nab	ed																						

27.1.2 INTENCLR

Address offset: 0x308

Disable interrupt

Bit	number		31	1 30	29	28	3 27	7 26	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6 !	5 4	4 3	2	1	0
Id																																	Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 (0 (0	0	0	0
Id	RW Field	Value Id	Va	alue							De	scr	ipti	on																			
Α	RW DATARDY										W	rite	'1' 1	to [Disa	ble	int	errı	upt	for	DA	TAR	DY 6	eve	nt								
											Se	e <i>E</i>	/EN	ITS_	DA	ΤΑ	RDY	Y															
		Clear	1								Di	sab	e																				
		Disabled	0								Re	ad:	Dis	abl	ed																		
		Enabled	1								Re	ad:	Ena	able	ed																		

27.1.3 TEMP

Address offset: 0x508

Temperature in °C (0.25° steps)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 000 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value Description
A R TEMP		Temperature in °C (0.25° steps)

Temperature in °C (0.25° steps)

Result of temperature measurement. Die temperature in °C, 2's complement format, 0.25 °C steps

Decision point: DATARDY

27.1.4 A0

Address offset: 0x520

Slope of 1st piece wise linear function

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12	11 10 9 8 7	6 5 4 3 2 1 0
Id					A A A A	A A A A A A
Reset 0x00000320		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 1 1 0	0 1 0 0 0 0 0
Id RW Field	Value Id	Value	Description			
A RW A0			Slope of 1st piece wise linear f	function		

Slope of 1st piece wise linear function

27.1.5 A1

Address offset: 0x524



Slope of 2nd piece wise linear function

Bi	number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 1	16 15 14 13 12 11 10	0 9 8 7 6 5 4 3	2 1 0
Id					АА		A A A
Re	set 0x00000343		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	1 1 0 1 0 0 0	0 1 1
Id	RW Field	Value Id	Value	Description			
Α	RW A1			Slope of 2nd piece wise linear fun	ıction		

27.1.6 A2

Address offset: 0x528

Slope of 3rd piece wise linear function

Bit	number			31 3	0 29	28	27 2	6 25	5 24	23	22 2	21 2	0 19	18	17	16	15 1	4 1	3 12	11	10	9	8	7 (6 5	4	3	2	1 0
Id																				Α	Α	Α	A	Δ ,	4 <i>A</i>	A	Α	Α	АА
Re	set 0x000	00035D		0	0 0	0	0 (0 0	0	0	0	0 (0	0	0	0	0	0 0	0	0	0	1	1 () :	1 (1	1	1	0 1
Id	RW Fi	eld	Value Id	Valu	ıe					Des	crip	tior	1																
Α	RW A	\2					S	lope	of	3rd	oiec	e wi	se li	nea	r fur	nctio	on												

27.1.7 A3

Address offset: 0x52C

Slope of 4th piece wise linear function

Bit	number		31	30	29	28 2	27 20	5 25	5 24	1 23	22	21	20	19	18	17	16	15	14 1	.3 12	2 11	. 10	9	8	7	6	5	4	3 2	! 1	L 0
Id																					Α	Α	Α	Α	Α	Α	Α	Α	A A		A A
Res	et 0x00000400		0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	1	0	0	0	0	0	0	0 0) (0
Id	RW Field	Value Id	Va	lue						De	escr	ipti	on																		
Α	RW A3						SI	оре	of	4th	pie	ce v	vise	e lin	ear	fun	ctio	on													

27.1.8 A4

Address offset: 0x530

Slope of 5th piece wise linear function

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x0000047F		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW A4		Slope of 5th piece wise linear function

27.1.9 A5

Address offset: 0x534

Slope of 6th piece wise linear function

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 1	7 16 15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0
Id					A A A A	A A A A A A A
Reset 0x0000037B		0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 1 1	0 1 1 1 1 0 1 1
Id RW Field	Value Id	Value	Description			
A RW A5		Slo	ppe of 6th piece wise linear fo	unction		

27.1.10 B0

Address offset: 0x540

y-intercept of 1st piece wise linear function



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Id A A A A A A A A A A A A Reset 0x00003FCC Id RW Field RW B0 y-intercept of 1st piece wise linear function

27.1.11 B1

Address offset: 0x544

y-intercept of 2nd piece wise linear function

Bit r	umber		31	. 30	29	28	27	26	25	24 2	23 2	22 2	1 2	0 19	9 18	3 17	16	15 :	14 :	13 1	.2 1	1 10) 9	8	7	6	5	4	3	2	1	0
Id																				A .	Α ,	Α Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α
Rese	et 0x00003F98		0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	1	1 :	l 1	1	1	1	0	0	1	1	0	0	0
Id	RW Field	Value Id	Va	lue	•					ı	Des	crip	tior	1																		
Α	RW B1							y-in	iter	сер	t of	2nc	d pie	ece	wise	e lin	ear	func	tio	n												

27.1.12 B2

Address offset: 0x548

y-intercept of 3rd piece wise linear function

Bit	number		31	30	29	28	27	26	25	24	23	22 2	21 2	20 1	19 1	8 1	7 1	5 15	14	13	12	11 1	10	9	8 7	7 6	5 5	4	3	2	1 0
Id																				Α	Α	Α	Α.	Д	Α Α	\ <i>A</i>	A A	Α	Α	Α	АА
Res	et 0x00003F98		0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	1	1	1	1	1	1 1	. (0	1	1	0	0 0
Id	RW Field	Value Id	Va	alue	•						Des	crip	tio	n																	
Α	RW B2							y-ir	nter	rcep	ot of	f 3rd	d pi	ece	wis	e lir	near	fun	ctio	n											

27.1.13 B3

Address offset: 0x54C

y-intercept of 4th piece wise linear function

Bit number		31 3	0 29	28 2	27 2	6 25	5 24	1 23	22	21	20	19	18 1	L7 1	16 1	.5 1	4 13	3 12	2 11	10	9	8	7	6	5	4	3	2	1 0
Id																	А	A	A	Α	Α	Α	Α	Α	Α	Α	Α ,	Δ.	А А
Reset 0x00000012		0 (0 0	0	0 (0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	1	0 (0	1 0
Id RW Field	Value Id	Valu	e					De	scr	iptic	n																		
A RW B3					V	-inte	erce	ent o	of 4	th pi	iece	wi	se li	nea	r fu	ınct	ion												

27.1.14 B4

Address offset: 0x550

y-intercept of 5th piece wise linear function

Bit nur	mber		31	30 2	29 2	8 27	26	25 2	24 2	3 22	2 21	20	19	18 1	7 16	5 15	14	13	12 1	1 10	9	8	7	6	5	4	3 2	1	0
Id																		Α	A A	A	Α	Α	Α	Α	Α	Α .	А А	Α	Α
Reset	0x0000006A		0	0	0 (0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0 (0	0	0	0	1	1	0	1 0	1	0
ld R	W Field	Value Id	Va	lue					C	esc	ript	ion																	
A R	W B4						y-ir	nter	cept	of 5	5th	oiec	e wi	se lii	near	fun	ctio	า											

27.1.15 B5

Address offset: 0x554

y-intercept of 6th piece wise linear function

ı	Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	. 0
1	ld																				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	Δ Δ	A
1	Reset 0x00003DD0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	1	1	0	1	0 0	0	0
Ī	ld RW Field	Value Id	Va	lue							Des	scri	ptic	n																			

RW B5 y-intercept of 6th piece wise linear function



27.1.16 TO

Address offset: 0x560

End point of 1st piece wise linear function

27.1.17 T1

Address offset: 0x564

End point of 2nd piece wise linear function

27.1.18 T2

Address offset: 0x568

End point of 3rd piece wise linear function

27.1.19 T3

Address offset: 0x56C

End point of 4th piece wise linear function

A RW T3 End point of 4th piece wise linear function

27.1.20 T4

Address offset: 0x570

End point of 5th piece wise linear function

RW T4 End point of 5th piece wise linear function



27.2 Electrical specification

27.2.1 Temperature Sensor Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{TEMP}	Time required for temperature measurement		36		μs
T _{TEMP,RANGE}	Temperature sensor range	-40		85	°C
T _{TEMP,ACC}	Temperature sensor accuracy	-5		5	°C
T _{TEMP,RES}	Temperature sensor resolution		0.25		°C
T _{TEMP,STB}	Sample to sample stability at constant device temperature		+/-0.25		°C
T _{TEMP,OFFST}	Sample offset at 25°C	-2.5		2.5	°C



28 ECB — AES electronic codebook mode encryption

The AES electronic codebook mode encryption (ECB) can be used for a range of cryptographic functions like hash generation, digital signatures, and keystream generation for data encryption/decryption. The ECB encryption block supports 128 bit AES encryption (encryption only, not decryption).

AES ECB operates with EasyDMA access to system Data RAM for in-place operations on cleartext and ciphertext during encryption. ECB uses the same AES core as the CCM and AAR blocks and is an asynchronous operation which may not complete if the AES core is busy.

AES ECB features:

- 128 bit AES encryption
- Supports standard AES ECB block encryption
- Memory pointer support
- DMA data transfer

AES ECB performs a 128 bit AES block encrypt. At the STARTECB task, data and key is loaded into the algorithm by EasyDMA. When output data has been written back to memory, the ENDECB event is triggered.

AES ECB can be stopped by triggering the STOPECB task.

28.1 Shared resources

The ECB, CCM, and AAR share the same AES module. The ECB will always have lowest priority and if there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated.

28.2 EasyDMA

The ECB implements an EasyDMA mechanism for reading and writing to the Data RAM. This DMA cannot access the program memory or any other parts of the memory area except RAM.

If the ECBDATAPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

The EasyDMA will have finished accessing the Data RAM when the ENDECB or ERRORECB is generated.

28.3 ECB data structure

Input to the block encrypt and output from the block encrypt are stored in the same data structure. ECBDATAPTR should point to this data structure before STARTECB is initiated.

Table 53: ECB data structure overview

Property	Address offset	Description
KEY	0	16 byte AES key
CLEARTEXT	16	16 byte AES cleartext input block
CIPHERTEXT	32	16 byte AES ciphertext output block



28.4 Registers

Table 54: Instances

Base address	Peripheral	Instance	Description	Configuration
0x4000E000	ECB	ECB	AES Electronic Code Book (ECB) mode	
			block encryption	

Table 55: Register Overview

Register	Offset	Description
TASKS_STARTECB	0x000	Start ECB block encrypt
TASKS_STOPECB	0x004	Abort a possible executing ECB operation
EVENTS_ENDECB	0x100	ECB block encrypt complete
EVENTS_ERRORECB	0x104	ECB block encrypt aborted because of a STOPECB task or due to an error
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ECBDATAPTR	0x504	ECB block encrypt memory pointers

28.4.1 INTENSET

Address offset: 0x304

Enable interrupt

Bit r	number		31	30 2	9 2	28 2	7 26	5 25	5 24	1 23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	1	0
Id																															В	Α
Res	et 0x00000000		0	0 () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0
Id	RW Field	Value Id	Val	lue						D	escri	ipti	on																			
Α	RW ENDECB									W	/rite	'1'	to E	nat	ole	inte	rru	pt 1	or	ENE	DECE	3 ev	ent									
										Se	ee <i>E</i> \	/EN	ITS_	EN	DE	СВ																
		Set	1							Er	nable	е																				
		Disabled	0							Re	ead:	Dis	abl	ed																		
		Enabled	1							Re	ead:	Ena	able	ed																		
В	RW ERRORECB									W	rite/	'1'	to E	nab	ole	inte	rru	pt 1	or	ERR	ORE	СВ	eve	nt								
										Se	ee <i>E</i> \	/EN	ITS_	ER	ROI	REC	В															
		Set	1							Er	nable	е																				
		Disabled	0							Re	ead:	Dis	abl	ed																		
		Enabled	1							Re	ead:	Ena	able	ed																		

28.4.2 INTENCLR

Address offset: 0x308
Disable interrupt

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 B A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW ENDECB		Write '1' to Disable interrupt for ENDECB event
		See EVENTS_ENDECB
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
B RW ERRORECB		Write '1' to Disable interrupt for ERRORECB event
		See EVENTS_ERRORECB
	Clear	1 Disable
	Disabled	0 Read: Disabled




Bit number	31 30	30 29 28 27 26 25 24 2	3 22 21 20 19 18 17 16 15	14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id					ВА
Reset 0x00000000	0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field Va	alue Id Value	ue D	escription		
En	nabled 1	R	ead: Enabled		

28.4.3 ECBDATAPTR

Address offset: 0x504

ECB block encrypt memory pointers



28.5 Electrical specification

28.5.1 ECB Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
teca	Run time per 16 byte block in all modes		6		us



29 CCM — AES CCM mode encryption

Cipher block chaining - message authentication code (CCM) mode is an authenticated encryption algorithm designed to provide both authentication and confidentiality during data transfer. CCM combines counter mode encryption and CBC-MAC authentication. The CCM terminology "Message authentication code (MAC)" is called the "Message integrity check (MIC)" in 'Bluetooth' terminology and also in this document.

The CCM block generates an encrypted keystream that is applied to input data using the XOR operation and generates the 4 byte MIC field in one operation. The CCM and radio can be configured to work synchronously. The CCM will encrypt in time for transmission and decrypt after receiving bytes into memory from the Radio. All operations can complete within the packet RX or TX time. CCM on this device is implemented according to *Bluetooth* requirements and the algorithm as defined in IETF *RFC3610*, and depends on the AES-128 block cipher. A description of the CCM algorithm can also be found in *NIST Special Publication 800-38C*. The *Bluetooth* specification describes the configuration of counter mode blocks and encryption blocks to implement compliant encryption for BLE.

The CCM block uses EasyDMA to load key, counter mode blocks (including the nonce required), and to read/write plain text and cipher text.

The AES CCM supports three operations: key-stream generation, packet encryption, and packet decryption. All these operations are done in compliance with the *Bluetooth* specification.²³A new key-stream must be generated before a new packet encryption or packet decryption operation can be started.

A key-stream is generated by triggering the KSGEN task. An ENDKSGEN event will be generated when the new key-stream has been generated. The key-stream will be stored in the AES CCM's temporary memory area, specified by the SCRATCHPTR, where it will be used in subsequent encryption and decryption operations.

Encryption is started by triggering the CRYPT task with the MODE register set to ENCRYPTION. Similarly, decryption is started by triggering the same task with MODE set to DECRYPTION. An ENDCRYPT event will be generated when packet encryption is completed as well as when packet decryption is completed, see *Figure 59: Key-stream generation followed by encryption or decryption. The shortcut is optional.* on page 267.




Figure 59: Key-stream generation followed by encryption or decryption. The shortcut is optional.

Key-stream generation, packet encryption, and packet decryption operations utilize the configuration specified in the data structure pointed to by the CNFPTR pointer. It is necessary to configure this pointer and its underlying data structure, and the MODE register before the KSGEN task is triggered. It is also necessary to configure the INPTR pointer and the OUTPTR pointer before the CRYPT task is triggered.

If a shortcut is used between ENDKSGEN event and CRYPT task, the INPTR pointer and the OUTPTR pointer must be configured before the KSGEN task is triggered.

The AES CCM supports different packet lengths, this is configured via the PACKETLENGTH field in the MODE register.

²³ Bluetooth AES CCM 128 bit block encryption, see Bluetooth Core specification Version 4.0.



29.1 Shared resources

The CCM shares registers and other resources with other peripherals that have the same ID as the CCM. The user must therefore disable all peripherals that have the same ID as the CCM before the CCM can be configured and used.

Disabling a peripheral that have the same ID as the CCM will not reset any of the registers that are shared with the CCM. It is therefore important to configure all relevant CCM registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 24 for details on peripherals and their IDs.

29.2 Encryption

During packet encryption, the AES CCM will read the unencrypted packet located in RAM at the address specified in the INPTR pointer, encrypt the packet and append a four byte long Message Integrity Check (MIC) field to the packet.

The AES CCM will also modify the length field of the packet to adjust for the appended MIC field, that is, add four bytes to the length, and store the resulting packet back into RAM at the address specified in the OUTPTR pointer, see *Figure 60: Encryption* on page 268.

Empty packets (length field is set to 0) will not be encrypted but instead moved unmodified through the AES CCM.




Figure 60: Encryption

29.3 Decryption

During packet decryption, the AES CCM will read the encrypted packet located in RAM at the address specified in the INPTR pointer, decrypt the packet, authenticate the packet's MIC field and generate the appropriate MIC status.

The AES CCM will also modify the length field of the packet to adjust for the MIC field, that is, subtract four bytes from the length, and then store the decrypted packet into RAM at the address pointed to by the OUTPTR pointer, see *Figure 61: Decryption* on page 269.

The CCM is only able to decrypt packets that are at least 5 bytes long, that is, 1 byte or more encrypted payload (EPL) and 4 bytes of MIC. The CCM will therefore generate a MIC error for packets where the length field is set to 1, 2, 3 or 4.

Empty packets (length field is set to 0) will not be decrypted but instead moved unmodified through the AES CCM, these packets will always pass the MIC check.






Figure 61: Decryption

29.4 AES CCM and RADIO concurrent operation

The AES CCM is designed to run in parallel with the RADIO to enable on-the-fly encryption and decryption of RADIO packets without CPU involvement. To facilitate this, the RADIO has to be configured with specific settings.

Table 56: Radio configuration settings

Radio parameter	Value	Description
PCNF0.SOLEN	1	Length of HEADER field in: <i>Table 58: Data structure for unencrypted packet</i> on page 271 and <i>Table 59: Data structure for encrypted packet</i> on page 271.
PCNF0.LFLEN	5 or 8	Length of LENGTH field in: <i>Table 58: Data structure for unencrypted packet</i> on page 271 and <i>Table 59: Data structure for encrypted packet</i> on page 271.
PCNF0.S1LEN	3 or 0	Length of the RFU field in: <i>Table 58: Data structure for unencrypted packet</i> on page 271 and <i>Table 59: Data structure for encrypted packet</i> on page 271. The combined length of LENGTH and RFU must always be 8 bit.
PCNF0.S1	Include	Always include the S1 field (RFU field) in RAM to secure that the same data structure can be used for PCNF0.S1LEN = 3 and PCNF0.S1LEN = 0: Table 58: Data structure for unencrypted packet on page 271 and Table 59: Data structure for encrypted packet on page 271.
MODE	Ble_1Mbit	Data rate. Must match CCM->MODE.DATARATE
PCNF1.BALEN	3	Length of address (32 bit)
CRCCNF.LEN	3	Length of CRC (24 bit)

29.5 Encrypting packets on-the-fly in radio transmit mode

When the AES CCM is encrypting a packet on-the-fly at the same time as the RADIO is transmitting it, the RADIO must read the encrypted packet from the same memory location as the AES CCM is writing to.

The OUTPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 62: Configuration of on-the-fly encryption* on page 269.




Figure 62: Configuration of on-the-fly encryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered, in addition the shortcut between the ENDKSGEN event and the CRYPT task must be enabled. This use-case is illustrated in *Figure 63: On-the-fly encryption using a PPI connection* on page 270 using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM.






Figure 63: On-the-fly encryption using a PPI connection

29.6 Decrypting packets on-the-fly in radio receive mode

When the AES CCM is decrypting a packet on-the-fly at the same time as the RADIO is receiving it, the AES CCM must read the encrypted packet from the same memory location as the RADIO is writing to.

The INPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 64: Configuration of on-the-fly decryption* on page 270.




Figure 64: Configuration of on-the-fly decryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered. In addition, the CRYPT task must be triggered no earlier than when the ADDRESS event is generated by the RADIO.

If the CRYPT task is triggered exactly at the same time as the ADDRESS event is generated by the RADIO, the AES CCM will guarantee that the decryption is completed no later than when the END event in the RADIO is generated.

This use-case is illustrated in *Figure 65: On-the-fly decryption using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM* on page 271 using a PPI connection between the ADDRESS event in the RADIO and the CRYPT task in the AES CCM. The KSGEN task is triggered from the READY event in the RADIO through a PPI connection.






Figure 65: On-the-fly decryption using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM

29.7 CCM data structure

The CCM data structure is located in Data RAM at the memory location specified by the CNFPTR pointer register.

Table 57: CCM data structure overview

Property	Address offset	Description
KEY	0	16 byte AES key
PKTCTR	16	Octet0 (LSO) of packet counter
	17	Octet1 of packet counter
	18	Octet2 of packet counter
	19	Octet3 of packet counter
	20	Bit 6 – Bit 0: Octet4 (7 most significant bits of packet counter, with Bit 6 being the most significant
		bit) Bit7: Ignored
	21	Ignored
	22	Ignored
	23	Ignored
	24	Bit 0: Direction bit Bit 7 – Bit 1: Zero padded
IV	25	8 byte initialization vector (IV) Octet0 (LSO) of IV Octet1 of IV Octet7 (MSO) of IV

The NONCE vector (as specified by the *Bluetooth* Core Specification) will be generated by hardware based on the information specified in the CCM data structure from *Table 57: CCM data structure overview* on page 271.

Table 58: Data structure for unencrypted packet

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in unencrypted payload
RFU	2	Reserved Future Use
PAYLOAD	3	Unencrypted payload

Table 59: Data structure for encrypted packet

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in encrypted payload including length of MIC
		Important: LENGTH will be 0 for empty packets since the MIC is not added to empty packets
RFU	2	Reserved Future Use
PAYLOAD	3	Encrypted payload
MIC	3 + payload length	ENCRYPT: 4 bytes encrypted MIC



Property Address offset Description

Important: MIC is not added to empty packets

29.8 EasyDMA and ERROR event

The CCM implements an EasyDMA mechanism for reading and writing to the RAM.

In some scenarios where the CPU and other DMA enabled peripherals are accessing the RAM at the same time, the CCM DMA could experience some bus conflicts which may also result in an error during encryption. If this happens, the ERROR event will be generated.

The EasyDMA will have finished accessing the RAM when the ENDKSGEN and ENDCRYPT events are generated.

If the CNFPTR, SCRATCHPTR, INPTR and the OUTPTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

29.9 Registers

Table 60: Instances

Base address	Peripheral	Instance	Description	Configuration
0x4000F000	CCM	CCM	AES CCM Mode Encryption	

Table 61: Register Overview

Register	Offset	Description
TASKS_KSGEN	0x000	Start generation of key-stream. This operation will stop by itself when completed.
TASKS_CRYPT	0x004	Start encryption/decryption. This operation will stop by itself when completed.
TASKS_STOP	0x008	Stop encryption/decryption
EVENTS_ENDKSGEN	0x100	Key-stream generation complete
EVENTS_ENDCRYPT	0x104	Encrypt/decrypt complete
EVENTS_ERROR	0x108	CCM error event
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
MICSTATUS	0x400	MIC check result
ENABLE	0x500	Enable
MODE	0x504	Operation mode
CNFPTR	0x508	Pointer to data structure holding AES key and NONCE vector
INPTR	0x50C	Input pointer
OUTPTR	0x510	Output pointer
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

29.9.1 SHORTS

Address offset: 0x200 Shortcut register

Bit r	number		31	L 30	29	28	27	26	25	5 24	4 2	23 2	22	21	20	1	9 1	18	17	16	1	5 :	L4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																					Α
Res	et 0x00000000		0	0	0	0	0	0	0	0) (0	0	0	0	C) (0	0	0	C)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ld	RW Field	Value Id	Va	alue							C	es	cri	pti	on																						
Α	RW ENDKSGEN_CRYPT										S	ho	rtc	ut	bet	w	eer	n E	ND	KS	GE	N	eve	ent	an	d C	RY	PT t	ask								
											S	ee	ΕV	ΈN	ITS_	E	ND	KS	GE	N a	ano	d 7	AS	KS_	CF	ΥP	Т										
		Disabled	0								C	Disa	ble	e sł	hor	tc	ut																				
		Enabled	1								Е	na	ble	sh	ort	tcu	ıt																				



29.9.2 INTENSET

Address offset: 0x304

Enable interrupt

Dit.	number		24 20 20 20 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	number		31 30 29 28 27 26 25	
Id				СВА
Res	et 0x00000000		0 0 0 0 0 0 0	$0 \ \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ \ 0 \ \ \ \ 0 \ \ \ 0 \ \ \ \ 0 \ \ \ \ \ 0 \$
Id	RW Field	Value Id	Value	Description
Α	RW ENDKSGEN			Write '1' to Enable interrupt for ENDKSGEN event
				See EVENTS_ENDKSGEN
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDCRYPT			Write '1' to Enable interrupt for ENDCRYPT event
				See EVENTS_ENDCRYPT
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ERROR			Write '1' to Enable interrupt for ERROR event
				See EVENTS_ERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

29.9.3 INTENCLR

Address offset: 0x308

Disable interrupt

Bit	number		31 30 29 28 27 26 25 24	1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				СВА
Res	et 0x00000000		0 0 0 0 0 0 0 0	$ \ 0\ $
Id	RW Field	Value Id	Value	Description
Α	RW ENDKSGEN			Write '1' to Disable interrupt for ENDKSGEN event
				See EVENTS_ENDKSGEN
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDCRYPT			Write '1' to Disable interrupt for ENDCRYPT event
				See EVENTS_ENDCRYPT
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ERROR			Write '1' to Disable interrupt for ERROR event
				See EVENTS_ERROR
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

29.9.4 MICSTATUS

Address offset: 0x400 MIC check result



Bit	number		3:	1 30	29	28	27	7 26	25	24	23	22	21 2	0 1	.9 1	8 1	7 16	15	14	13	12	11 1	o 9	8	7	6	5	4	3	2 1	1 0
Id																															Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0 0
Id	RW Field	Value Id	V	alue	:						De	scrip	otio	n																	
Α	R MICSTATUS							Th	e re	esul	t of	the	MIC	C ch	eck	per	forn	ned	dur	ing	the	prev	iou	S							
											dec	ryp	tion	ор	erat	ion															
		CheckFailed	0					М	IC c	hec	k fa	iled																			
		CheckPassed	1					M	IC c	hec	k pa	sse	d																		

29.9.5 ENABLE

Address offset: 0x500

Enable

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 :	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				A A
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0	$0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0$
Id RW Field	Value Id	Value	Description	
A RW ENABLE			Enable or disable CCM	
	Disabled	0	Disable	
	Enabled	2	Enable	

29.9.6 MODE

Address offset: 0x504

Operation mode

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	C B A
Reset 0x00000001	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field Value Id	Value Description
A RW MODE	The mode of operation to be used
Encryption	0 AES CCM packet encryption mode
Decryption	1 AES CCM packet decryption mode
B RW DATARATE	Data rate that the CCM shall run in synch with
1Mbit	0 In synch with 1 Mbit data rate
2Mbit	1 In synch with 2 Mbit data rate
C RW LENGTH	Packet length configuration
Default	0 Default length. Effective length of LENGTH field is 5-bit
Extended	1 Extended length. Effective length of LENGTH field is 8-bit

29.9.7 CNFPTR

Address offset: 0x508

Pointer to data structure holding AES key and NONCE vector

Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15	5 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id	AAAAAAA	AAAA AAAAA	A A A A A A	A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0	0000 00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description		

A RW CNFPTR

Pointer to the data structure holding the AES key and the CCM NONCE vector (see Table 1 CCM data structure overview)

29.9.8 INPTR

Address offset: 0x50C

Input pointer



Bit	number		31	30	29	28	27	26	25	24	23	22 :	21 20	0 19	18	17	16	15	14	13 1	.2 1	1 1	9	8	7	6	5	4	3	2	1 0	
Id			Δ	A	Α	Α	Α	Α	Α	Α	Α	A	ΔА	Α	Α	Α	Α	Α	Α	Α	Α.	Δ	A	Α	Α	Α	Α	Α	Α	Α ,	А А	
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 0	
Id	RW Field	Value Id	Va	lue							Des	crip	otion	,																		
Α	RW INPTR	Input pointer							Ī																							

29.9.9 OUTPTR

Address offset: 0x510

Output pointer

Bit	number		31	30	29	28	27	26	25	24	23	22	21 2	20 1	19 1	18 1	7 1	6 1	5 1	4 13	12	11	10	9	8	7 (6 5	5 4	. 3	2	1 (
Id			Δ	A	Α	Α	Α	Α	Α	Α	A	A	АА		A ,	Α,	Δ ,	Δ ,	Α Α	A	Α	Α	Α	Α	A	Δ ,	4 Α	Α Α	А	Α	A A	Ĺ
Res	et 0x00000000		0	0	0	0	0	0	0	0	c	0	0 0		0	0	0 (0 (0	0	0	0	0	0	0	0 (0 (0	0	0	0 (
Id	RW Field	Value Id	Va	lue							De	scri	ptio	n																		
Α	RW OUTPTR		Output pointer							-																						

29.9.10 SCRATCHPTR

Address offset: 0x514

Pointer to data area used for temporary storage

Bit	number		31	30	29 2	28 :	27 :	26	25	24 2	23 2	22 2	1 20	19	18 :	17 1	16 1	15 1	4 1	3 12	11	10	9	8	7	6	5	4	3 2	1	0
Id			Α	Α.	Α	Α	Α	Α	Α	Α	Α	ΑА	Α	Α	Α	Α.	A	Α,	Α Α	A	Α	Α	Α	Α	Α	Α	Α	A .	A A	Α	A
Res	set 0x00000000		0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Val	lue							Des	cript	ion																		

A RW SCRATCHPTR Pointer to a scratch data area used for temporary storage during key-

stream generation, MIC generation and encryption/ decryption.

The scratch area is used for temporary storage of data during key-stream generation and encryption.

A space of 43 bytes, or (16 + MAXPACKETSIZE) bytes, whatever is largest, must be reserved in RAM.



30 AAR — Accelerated address resolver

Accelerated address resolver is a cryptographic support function for implementing the "Resolvable Private Address Resolution Procedure" described in the *Bluetooth Core specification* v4.0. "Resolvable private address generation" should be achieved using ECB and is not supported by AAR.

The procedure allows two devices that share a secret key to generate and resolve a hash based on their device address. The AAR block enables real-time address resolution on incoming packets when configured as described in this chapter. This allows real-time packet filtering (whitelisting) using a list of known shared keys (Identity Resolving Keys (IRK) in *Bluetooth*).

30.1 Shared resources

The AAR shares registers and other resources with the peripherals that have the same ID as the AAR. The user must therefore disable all peripherals that have the same ID as the AAR before the AAR can be configured and used.

Disabling a peripheral that have the same ID as the AAR will not reset any of the registers that are shared with the AAR. It is therefore important to configure all relevant AAR registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 24 for details on peripherals and their IDs.

30.2 EasyDMA

The AAR implements EasyDMA for reading and writing to the RAM. The EasyDMA will have finished accessing the RAM when the END, RESOLVED, and NOTRESOLVED events are generated.

If the IRKPTR, ADDRPTR and the SCRATCHPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

30.3 Resolving a resolvable address

As per Bluetooth specification, a private resolvable address is composed of six bytes.




Figure 66: Resolvable address

To resolve an address the ADDRPTR register must point to the start of packet. The resolver is started by triggering the START task. A RESOLVED event is generated when the AAR manages to resolve the address using one of the Identity Resolving Keys (IRK) found in the IRK data structure. The AAR will use the IRK specified in the register IRK0 to IRK15 starting from IRK0. How many to be used is specified by the NIRK register. The AAR module will generate a NOTRESOLVED event if it is not able to resolve the address using the specified list of IRKs.

The AAR will go through the list of available IRKs in the IRK data structure and for each IRK try to resolve the address according to the Resolvable Private Address Resolution Procedure described in the *Bluetooth* Specification²⁴. The time it takes to resolve an address may vary depending on where in the list the

²⁴ Bluetooth Specification Version 4.0 [Vol 3] chapter 10.8.2.3.



resolvable address is located. The resolution time will also be affected by RAM accesses performed by other peripherals and the CPU. See the *Electrical specifications* for more information about resolution time.

The AAR will only do a comparison of the received address to those programmed in the module. And not check what type of address it actually is.

The AAR will stop as soon as it has managed to resolve the address, or after trying to resolve the address using NIRK number of IRKs from the IRK data structure. The AAR will generate an END event after it has stopped.




Figure 67: Address resolution with packet preloaded into RAM

30.4 Use case example for chaining RADIO packet reception with address resolution using AAR

The AAR may be started as soon as the 6 bytes required by the AAR have been received by the RADIO and stored in RAM. The ADDRPTR pointer must point to the start of packet.




Figure 68: Address resolution with packet loaded into RAM by the RADIO

30.5 IRK data structure

The IRK data structure is located in RAM at the memory location specified by the CNFPTR pointer register.

Table 62: IRK data structure overview

Property	Address offset	Description
IRK0	0	IRK number 0 (16 - byte)
IRK1	16	IRK number 1 (16 - byte)
		··
IRK15	240	IRK number 15 (16 - byte)



30.6 Registers

Table 63: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x4000F000	AAR	AAR	Acelerated Address Resolver		

Table 64: Register Overview

Register	Offset	Description
TASKS_START	0x000	Start resolving addresses based on IRKs specified in the IRK data structure
TASKS_STOP	0x008	Stop resolving addresses
EVENTS_END	0x100	Address resolution procedure complete
EVENTS_RESOLVED	0x104	Address resolved
EVENTS_NOTRESOLVED	0x108	Address not resolved
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STATUS	0x400	Resolution status
ENABLE	0x500	Enable AAR
NIRK	0x504	Number of IRKs
IRKPTR	0x508	Pointer to IRK data structure
ADDRPTR	0x510	Pointer to the resolvable address
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

30.6.1 INTENSET

Address offset: 0x304

Enable interrupt

-			
Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			СВА
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW END			Write '1' to Enable interrupt for END event
			See EVENTS_END
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW RESOLVED			Write '1' to Enable interrupt for RESOLVED event
			See EVENTS_RESOLVED
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW NOTRESOLVED			Write '1' to Enable interrupt for NOTRESOLVED event
			See EVENTS_NOTRESOLVED
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
	Enabled	1	Read: Enabled

30.6.2 INTENCLR

Address offset: 0x308 Disable interrupt



D:+	number		21.2	0 20	. 20	27.	20 21	r 24	23 2	2 21	20	10	10	17 1	10	15	1 4 1	2 1	2 11	1 10	0	8	7	6	5 4	. 3	2	1 0
	lumber		21.2	0 25	, 28 .	212	20 Z:	5 24	23 2	.2 21	. 20	19	10	1/ 1	LO.	15 .	14]	.5 1.	2 1.	1 10	9	٥	/	О	5 4	. 3	2	1 0
Id																											С	ВА
Res	et 0x00000000		0 (0	0	0	0 0	0	0 (0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0 0
Id	RW Field	Value Id	Valu	e					Desc	ripti	ion																	
Α	RW END								Writ	e '1'	to D	Disal	ble i	inte	rru	pt f	or E	ND	eve	nt								
									See	EVEN	VTS_	ENL	D															
		Clear	1						Disa	ble																		
		Disabled	0						Read	d: Dis	sable	ed																
		Enabled	1						Read	d: En	able	ed																
В	RW RESOLVED								Writ	e '1'	to D	Disab	ble i	inte	rru	pt f	or R	ESO	LVE	D ev	/ent							
									See	EVEN	VTS_	RES	OL	VED														
		Clear	1						Disa	ble																		
		Disabled	0						Read	d: Dis	sable	ed																
		Enabled	1						Read	d: En	able	d																
С	RW NOTRESOLVED								Writ	e '1'	to D	Disab	ole i	inte	rru	pt f	or N	IOTF	RESC	OLVE	D e	ven	t					
									See	EVEN	VTS_	NO	TRE	SOL	VE	D												
		Clear	1						Disa	ble																		
		Disabled	0						Read	d: Dis	sable	ed																
		Enabled	1						Read	d: En	able	d																

30.6.3 STATUS

Address offset: 0x400 Resolution status

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			ААА
Reset 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id RW Field	Value Id	Value	Description
A R STATUS		[015]	The IRK that was used last time an address was resolved

30.6.4 ENABLE

Address offset: 0x500

Enable AAR

Bit number		31 30 29 28 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description
A RW ENABLE			Enable or disable AAR
	Disabled	0	Disable
	Enabled	3	Enable

30.6.5 NIRK

Address offset: 0x504

Number of IRKs

Bit	number		31	30	29 2	28 2	7 26	25	24	23 2	22 2	1 20	19	18	17	16 1	l5 1	4 13	12	11	10 !	9 8	8 7	6	5	4	3 2	1	L 0
Id																										Α	A A	. Д	A A
Res	et 0x00000001		0	0	0	0 (0 0	0	0	0	0 (0	0	0	0	0	0 (0	0	0	0	0 (0 0	0	0	0	0 0	0	1
Id	RW Field	Value Id	Va	lue						Des	crip	tion																	
Α	RW NIRK		[1.	.16]			Nı	umb	er c	of Id	entit	ty ro	ot k	eys	ava	ilab	le in	the	IRK	dat	a str	uct	ure						

30.6.6 IRKPTR

Address offset: 0x508




Pointer to IRK data structure

Bit	number		33	1 30	29	28	27	26	25	24	23	22	21	20 1	9 1	8 1	7 1	6 15	5 14	1 13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id				ΑА	Α	Α	Α	Α	Α	Α	1	4 A	АА	. 4	A /	4 <i>A</i>	\ <i>A</i>	A A	. A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	۱ ۸	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0	(0 0	0 0	(0	0 0) (0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	alue							De	scri	ptic	n																		
Α	RW IRKPTR	Pointer to the IRK data structure																														

30.6.7 ADDRPTR

Address offset: 0x510


Pointer to the resolvable address



30.6.8 SCRATCHPTR

Address offset: 0x514

Pointer to data area used for temporary storage



A RW SCRATCHPTR

Pointer to a scratch data area used for temporary storage during resolution. A space of minimum 3 bytes must be reserved.

30.7 Electrical specification

30.7.1 AAR Electrical Specification

Symbol	Description		Min.	Тур.	Max.	Units
t _{AAR,8}	Time for address resolution of 8 IRKs	48		μs		



31 SPIM — Serial peripheral interface master with EasyDMA

The SPI master can communicate with multiple slaves using individual chip select signals for each of the slave devices attached to a bus.

Listed here are the main features for the SPIM

- Three SPIM instances
- SPI mode 0-3
- · EasyDMA direct transfer to/from RAM for both SPI Slave and SPI Master
- · Individual selection of IO pin for each SPI signal




Figure 69: SPIM — SPI master with EasyDMA

The SPIM does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPIM supports SPI modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.

Table 65: SPI modes

Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE	0 (Leading)	0 (Active High)
SPI_MOD	0 (Leading)	1 (Active Low)
SPI_MODE	1 (Trailing)	0 (Active High)
SPI_MOD	1 (Trailing)	1 (Active Low)

31.1 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used.



Disabling a peripheral that has the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 24 for details on peripherals and their IDs.

31.2 EasyDMA

The SPI master implements EasyDMA for reading and writing of data packets from and to the DATA RAM without CPU involvement.

The RXD.PTR and TXD.PTR point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively, see *Figure 69: SPIM* — *SPI master with EasyDMA* on page 281. RXD.MAXCNT and TXD.MAXCNT specify the maximum number of bytes allocated to the buffers.

The SPI master will automatically stop transmitting after TXD.MAXCNT bytes have been transmitted and RXD.MAXCNT bytes have been received. If TXD.MAXCNT is larger than RXD.MAXCNT, the superfluous received bytes will be ignored. If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register.

If the RXD.PTR and the TXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next transmission immediately after having received the STARTED event.

The ENDRX/ENDTX event indicate that EasyDMA has finished accessing respectively the RX/TX buffer in RAM. The END event gets generated when both RX and TX are finished accessing the buffers in RAM.

31.2.1 EasyDMA list

EasyDMA supports one list type.

The supported list type is:

· Array list

EasyDMA array list

The EasyDMA array list can be represented by the data structure ArrayList type.

For illustration, see the code example below. This data structure includes only a buffer with size equal to Channel.MAXCNT. EasyDMA will use the Channel.MAXCNT register to determine when the buffer is full. Replace 'Channel' by the specific data channel you want to use, for instance 'NRF_SPIM->RXD', 'NRF_SPIM->TXD', 'NRF_TWIM->RXD', etc.

The Channel.MAXCNT register cannot be specified larger than the actual size of the buffer. If Channel.MAXCNT is specified larger than the size of the buffer, the EasyDMA channel may overflow the buffer

This array list does not provide a mechanism to explicitly specify where the next item in the list is located. Instead, it assumes that the list is organized as a linear array where items are located one after the other in RAM.

```
#define BUFFER_SIZE 4

typedef struct ArrayList
{
   uint8_t buffer[BUFFER_SIZE];
} ArrayList_type;

ArrayList_type MyArrayList[3];
```






Figure 70: EasyDMA array list

31.3 SPI master transaction sequence

An SPI master transaction consists of a sequence started by the START task followed by a number of events, and finally the STOP task.

An SPI master transaction is started by triggering the START task. The ENDTX event will be generated when the transmitter has transmitted all bytes in the TXD buffer as specified in the TXD.MAXCNT register. The ENDRX event will be generated when the receiver has filled the RXD buffer, i.e. received the last possible byte as specified in the RXD.MAXCNT register.

Following a START task, the SPI master will generate an END event when both ENDRX and ENDTX have been generated.

The SPI master is stopped by triggering the STOP task. A STOPPED event is generated when the SPI master has stopped.

If the ENDRX event has not already been generated when the SPI master has come to a stop, the SPI master will generate the ENDRX event explicitly even though the RX buffer is not full.

If the ENDTX event has not already been generated when the SPI master has come to a stop, the SPI master will generate the ENDTX event explicitly even though all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have not been transmitted.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in *Figure 71: SPI master transaction* on page 284.






Figure 71: SPI master transaction

31.4 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

31.5 Master mode pin configuration

The SCK, MOSI, and MISO signals associated with the SPI master are mapped to physical pins according to the configuration specified in the PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively.

The PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCK, PSEL.MOSI and PSEL.MISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in *Table 66: GPIO configuration* on page 284 prior to enabling the SPI. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

Table 66: GPIO configuration

SPI master signal	SPI master pin	Direction	Output value	Comments
SCK	As specified in PSEL.SCK	Output	Same as CONFIG.CPOL	
MOSI	As specified in PSEL.MOSI	Output	0	
MISO	As specified in PSEL.MISO	Input	Not applicable	



31.6 Registers

Table 67: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x40003000	SPIM	SPIM0	SPI master 0		
0x40004000	SPIM	SPIM1	SPI master 1		
0x40023000	SPIM	SPIM2	SPI master 2		

Table 68: Register Overview

Register	Offset	Description
TASKS_START	0x010	Start SPI transaction
TASKS_STOP	0x014	Stop SPI transaction
TASKS_SUSPEND	0x01C	Suspend SPI transaction
TASKS_RESUME	0x020	Resume SPI transaction
EVENTS_STOPPED	0x104	SPI transaction has stopped
EVENTS_ENDRX	0x110	End of RXD buffer reached
EVENTS_END	0x118	End of RXD buffer and TXD buffer reached
EVENTS_ENDTX	0x120	End of TXD buffer reached
EVENTS_STARTED	0x14C	Transaction started
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable SPIM
PSEL.SCK	0x508	Pin select for SCK
PSEL.MOSI	0x50C	Pin select for MOSI signal
PSEL.MISO	0x510	Pin select for MISO signal
FREQUENCY	0x524	SPI frequency
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
TXD.LIST	0x550	EasyDMA list type
CONFIG	0x554	Configuration register
ORC	0x5C0	Over-read character. Character clocked out in case and over-read of the TXD buffer.

31.6.1 SHORTS

Address offset: 0x200 Shortcut register

Bit r	number		31	L 30	29	28	3 27	' 26	25	24	23	22 :	21 2	20 1	19	18	17	16	15	14	13	12	11 1	0 9	9 8	7	6	5	4	3	2	1	0
Id																	Α																
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) (0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Va	alue							De	scrip	otio	n																			
Α	RW END_START							Sh	ort	cut	bet	wee	n E	ND	eve	ent	and	ST	AR	Γta	sk												
											See	EV	EN1	S_E	ENE	ar	nd 7	ASI	KS	STA	RT												
		Disabled	0					Di	sab	le sl	nort	cut																					
		Enabled	1					En	abl	e sh	ort	cut																					

31.6.2 INTENSET

Address offset: 0x304 Enable interrupt



Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			E D C B A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW STOPPED			Write '1' to Enable interrupt for STOPPED event
			See EVENTS_STOPPED
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW ENDRX			Write '1' to Enable interrupt for ENDRX event
			See EVENTS_ENDRX
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW END			Write '1' to Enable interrupt for END event
			See EVENTS_END
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW ENDTX			Write '1' to Enable interrupt for ENDTX event
			See EVENTS_ENDTX
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
E RW STARTED			Write '1' to Enable interrupt for STARTED event
			See EVENTS_STARTED
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

31.6.3 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30 29 28 27 26 25 24 23 22 3	21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id			E D	С В А
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$	0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Descrip	ption	
A RW STOPPED		Write '	1' to Disable interrupt for STOPPED event	
		See FV	YENTS_STOPPED	
	Clear	1 Disable		
	Disabled		Disabled 	
	Enabled		Enabled	
B RW ENDRX		Write '	'1' to Disable interrupt for ENDRX event	
		See <i>EV</i>	'ENTS_ENDRX	
	Clear	1 Disable	e	
	Disabled	0 Read: I	Disabled	
	Enabled	1 Read: I	Enabled	
C RW END		Write '	'1' to Disable interrupt for END event	
			'ENTS_END	
	Clear	1 Disable		
	Disabled	0 Read: I	Disabled	
	Enabled	1 Read: E	Enabled	
D RW ENDTX		Write '	1' to Disable interrupt for ENDTX event	
		See <i>EV</i>	'ENTS_ENDTX	
			-	



Bit nu	ımber		31	30	29 :	28 2	7 2	6 25	5 2	4 23	3 22	21 2	20 1	19 1	8 17	7 16	15	14	13 :	12 1	1 10	9	8	7	6	5 4	1 3	2	1 0
Id														Е									D		С	E	3		Α
Reset	0x00000000		0	0	0	0 () (0 0	0	0	0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0 0
Id	RW Field	Value Id	Va	lue						De	escri	ptio	n																
		Clear	1							Di	sabl	е																	
		Disabled	0							Re	ead:	Disa	ble	d															
		Enabled	1							Re	ead:	Enal	oled	t															
E	RW STARTED									W	rite	'1' to	Di	isabl	e in	terr	upt	for S	STA	RTEC	eve	ent							
										Se	e <i>E</i> V	/EN1	'S_S	STAF	RTEL)													
		Clear	1							Di	sabl	e																	
		Disabled	0							Re	ead:	Disa	ble	d															
		Enabled	1							Re	ead:	Enal	oled	d															

31.6.4 ENABLE

Address offset: 0x500

Enable SPIM

Bit r	umber		31 3	0 29	9 28	3 27	' 26	25	5 24	23	22 2	1 2) 19	9 18	3 17	16	5 15	14	13	12	11	10	9	8	7	6	5 4	4 3	2	1	0
Id																												Δ	A	Α	Α
Res	et 0x00000000		0 (0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0
Id	RW Field	Value Id	Valu	e						De	scrip	tior	١.																		
Α	RW ENABLE						En	abl	le o	dis	sable	SPI	M																		Π
		Disabled	0				Di	sab	le S	PIN	1																				
		Enabled	7				En	abl	le SF	PIM																					

31.6.5 PSEL.SCK

Address offset: 0x508 Pin select for SCK

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	ААААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

31.6.6 PSEL.MOSI

Address offset: 0x50C Pin select for MOSI signal

Bit	number		31 30 29 28 27 26 25 2	$24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$
Id			В	АААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	$1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

31.6.7 PSEL.MISO

Address offset: 0x510

Pin select for MISO signal



Bit	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	A A A A A
Re	set 0xFFFFFFF		1 1 1 1 1 1 1	$1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

31.6.8 FREQUENCY

Address offset: 0x524

SPI frequency

Bit r	number		31 30	29	28 2	27 2	6 25	24	23 22 21	20	19 1	L8 1	7 16	5 15	14	13 :	12 1	1 10	9	8	7	6	5	4	3 2	1 0
Id			АА	Α	Α /	A A	A A	Α	AAA	А	Α .	A ,	4 A	A	Α	Α	A A	A	Α	Α	Α	Α	Α	A	A A	A A
Res	et 0x04000000		0 0	0	0 (0 1	L O	0	0000	0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0 (0	0 0
Id	RW Field	Value Id	Value						Descripti	on																
Α	RW FREQUENCY								SPI maste	er da	ata r	ate														
		K125	0x020	000	000				125 kbps																	
		K250	0x040	000	000				250 kbps																	
		K500	0x080	000	000				500 kbps																	
		M1	0x100	000	000				1 Mbps																	
		M2	0x200	000	000				2 Mbps																	
		M4	0x400	000	000				4 Mbps																	
		M8	0x800	000	000				8 Mbps																	

31.6.9 RXD.PTR

Address offset: 0x534

Data pointer

Bit number		33	1 30	29	28	3 2	7 2	6 2	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	I
Id			ΑА	Α	. A	. A	A /	۱,	Α	Α	A	A A	A A		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	ı
Reset 0x00000000		0	0	0	0	(0)	0	0	C	0 (0 0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	ı
Id RW Field	Value Id	Va	alue								De	scr	iptio	on																				ı
A RW PTR							D	ata	a p	oin	ter																							1

31.6.10 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit r	umber		31	1 30	29	28	27	26	25 :	24	23 2	22 2	1 2	0 19	9 18	3 17	16	15	14	13 1	2 13	10	9	8	7	6	5	4 3	3 2	1	0
Id																									Α	Α	Α.	A A	A A	Α	Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0	0	0
Id	RW Field	Value Id	V	alue	•					- 1	Des	crip	tior	1																	
Α	RW MAXCNT							Ma	xim	um	nu	mbe	r of	f by	es i	n re	ceiv	/e b	uffe	r											

31.6.11 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 1	5 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id				A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description		

R AMOUNT Number of bytes transferred in the last transaction



31.6.12 RXD.LIST

Address offset: 0x540 EasyDMA list type

Bit number	31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A
Reset 0x00000000	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value	ld Value	Description
A RW LIST		List type
Disable	ed 0	Disable EasyDMA list
ArrayL	ist 1	Use array list

31.6.13 TXD.PTR

Address offset: 0x544

Data pointer

Bit	number		31	30	29	28	27	26	25	24	23	22	21 2	20 1	19 1	18 1	17 :	16 :	15 1	4 1	3 12	11	. 10	9	8	7	6	5	4	3 2	2 1	1 0
Id			Δ	Α	Α	Α	Α	Α	Α	Α	A	A A	АА		A	A	Α	Α	Α.	4 4	A A	Α	Α	Α	Α	Α	Α	Α	Α	A A	λ Α	A A
Res	et 0x00000000		0	0	0	0	0	0	0	0	C	0	0 0		0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 (0	0 0
Id	RW Field	Value Id	Va	lue							De	scri	ptio	n																		
Α	RW PTR							Dat	ta p	oin	ter																					

31.6.14 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit	number		3:	1 30	29	28	27	26	25	24	23	22 2	21 2	0 1	9 1	8 17	' 16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	! 1	L 0
Id																									Α	Α	Α	Α.	A A	\ <i>A</i>	A A
Re	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 () (0
Id	RW Field	Value Id	V	alue	•						Des	crip	tio	n																	
Α	RW MAXCNT							Ma	xim	nun	n nu	mb	er o	f by	tes	in tr	ans	mit	buf	fer											

31.6.15 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A R AMOUNT		Number of bytes transferred in the last transaction

31.6.16 TXD.LIST

Address offset: 0x550 EasyDMA list type

Bit	number		31 3	0 2	9 2	8 2	7 2	6 2	25 24	4 23	3 22	2 21	. 20	19	18	17	16	15 :	14 1	13 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																														Α.	А А
Res	et 0x00000000		0	0 (0) () () (0 0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Valu	ie						D	esc	ript	ion																		
Α	RW LIST									Li	st t	ype																			
		Disabled	0							D	isak	ole E	asy	DM.	A lis	t															
		ArrayList	1							U	se a	arra	y lis																		



31.6.17 CONFIG

Address offset: 0x554 Configuration register

Bit n	umbe	r		31	30 2	29	28 2	27 :	26 2	5 2	24 2	23 22	2 21	20	19	18	17	16	15	14	13	12	11 :	.0	9	8 7	7 (5 5	4	3	2	1 0
Id																															С	ВА
Rese	t 0x0	0000000		0	0	0	0	0	0 (0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0 0
Id	RW I	Field	Value Id	Va	lue						ı	Desc	ripti	on																		
Α	RW	ORDER									ı	3it or	der																			
			MsbFirst	0							-	Most	sigr	nific	ant	bit	shit	tec	lou	ıt fii	rst											
			LsbFirst	1							1	east	sigr	nific	ant	bit	shit	tec	Ιοι	ıt fii	rst											
В	RW	СРНА									9	Seria	l clo	ck (SCK) ph	ase	:														
			Leading	0							9	Samp	le o	n le	adi	ng e	edge	e of	clc	ck,	shi	ft se	erial	dat	ta c	n tr	ailir	ng				
											•	edge																				
			Trailing	1							9	Samp	le o	n tr	ailir	ng e	dge	of	clo	ck,	shif	t se	rial	dat	ао	n le	adir	ng				
											6	edge																				
С	RW	CPOL									9	Seria	clo	ck (SCK) pc	lari	ty														
			ActiveHigh	0							,	Activ	e hig	gh																		
			ActiveLow	1							,	Activ	e lov	N																		

31.6.18 ORC

Address offset: 0x5C0

Over-read character. Character clocked out in case and over-read of the TXD buffer.

Bit	number		31	1 30	29	28	27	26	25	24	23 :	22 2	1 2	0 1	9 1	8 17	7 16	15	14	13	12	11 1	10	9	8 7	7 6	5 5	4	3	2	1 0
Id																									A	\ <i>A</i>	A A	Α	Α	Α	АА
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0 (0 () (0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0 0
Id	RW Field	Value Id	Va	alue	•						Des	crip	tio	n																	
Α	RW ORC							Ove	er-r	eac	l ch	arac	ter.	Ch	ara	cter	clo	kec	d ou	t in	cas	e ar	nd o	ver	-						

Over-read character. Character clocked out in case and overread of the TXD buffer.

31.7 Electrical specification

31.7.1 SPIM master interface

Symbol	Description		Min.	Тур.	Max.	Units
f _{SPIM}	Bit rates for SPIM ²⁵	8 ²⁶			Mbps	
I _{SPIM,2Mbps}	Run current for SPIM, 2 Mbps			50		μΑ
I _{SPIM,8Mbps}	Run current for SPIM, 8 Mbps			50		μΑ
I _{SPIM,IDLE}	Idle current for SPIM (STARTed, no CSN activity)			1		μΑ
t _{SPIM,START,LP}	Time from START task to transmission started, low power	er mode		t _{SPIM,STA}	RT,	μs
				+		
				t _{START_HF}	·IN	
t _{SPIM,START,CL}	Time from START task to transmission started, constant	latency		1		μs
	mode					

31.7.2 Serial Peripheral Interface Master (SPIM) electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{SPIM} ,CSCK,8Mbps	SCK period at 8Mbps		125		ns
t _{SPIM} ,CSCK,4Mbps	SCK period at 4Mbps		250		ns
$t_{SPIM,CSCK,2Mbps}$	SCK period at 2Mbps		500		ns

²⁵ Higher bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

²⁶ The actual maximum data rate depends on the slave's CLK to MISO and MOSI setup and hold timings.



Symbol	Description		Min. Typ.	Max.	Units
t _{SPIM} ,RSCK,LD	SCK rise time, low drive ^a			t _{RF,25pF}	
$t_{\text{SPIM}, \text{RSCK}, \text{HD}}$	SCK rise time, high drive ^a	t _{HRF,25pF}			
t _{SPIM,FSCK,LD}	SCK fall time, low drive ^a			t _{RF,25pF}	
$t_{SPIM,FSCK,HD}$	SCK fall time, high drive ^a	t _{HRF,25pF}			
t _{SPIM,WHSCK}	SCK high time ^a		(0.5*t _{CSCK})		
			- t _{RSCK}		
t _{SPIM} ,wlsck	SCK low time ^a	(0.5*t _{CSCK})			
			- t _{FSCK}		
t _{SPIM} ,SUMI	MISO to CLK edge setup time		19		ns
t _{SPIM,HMI}	CLK edge to MISO hold time	18	ns		
t _{SPIM} ,vmo	CLK edge to MOSI valid			59	ns
t _{SPIM,HMO}	MOSI hold time after CLK edge	20	ns		




Figure 72: SPIM timing diagram

^a At 25pF load, including GPIO pin capacitance, see GPIO spec.



32 SPIS — Serial peripheral interface slave with EasyDMA

SPI slave (SPIS) is implemented with EasyDMA support for ultra low power serial communication from an external SPI master. EasyDMA in conjunction with hardware-based semaphore mechanisms removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.




Figure 73: SPI slave

The SPIS supports SPI modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.

Table 69: SPI modes

Mode	Clock polarity CPOL	Clock phase CPHA
SPI_MODE0	0 (Leading)	0 (Active High)
SPI_MODE1	0 (Leading)	1 (Active Low)
SPI_MODE2	1 (Trailing)	0 (Active High)
SPI MODE3	1 (Trailing)	1 (Active Low)

32.1 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. Therefore, you must disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used.

Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in *Instantiation* on page 24 shows which peripherals have the same ID as the SPI slave.

32.2 EasyDMA

The SPI slave implements EasyDMA for reading and writing to and from the RAM. The END event indicates that EasyDMA has finished accessing the buffer in RAM.



If the TXD.PTR and the RXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

32.3 SPI slave operation

SPI slave uses two memory pointers, RXD.PTR and TXD.PTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

See Figure 74: SPI transaction when shortcut between END and ACQUIRE is enabled on page 294.

Before the CPU can safely update the RXD.PTR and TXD.PTR pointers it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXD.PTR and TXD.PTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it. The CPU releases the semaphore by triggering the RELEASE task. This is illustrated in *Figure 74: SPI transaction when shortcut between END and ACQUIRE is enabled* on page 294. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect.

The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXD.PTR register, the TXD.PTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU.

The SPI slave will try to acquire the semaphore when CSN goes low. If the SPI slave does not manage to acquire the semaphore at this point, the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in *Figure 74: SPI transaction when shortcut between END and ACQUIRE is enabled* on page 294, the semaphore will be granted to the CPU.

If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.

As long as the semaphore is available the SPI slave can be granted multiple transactions one after the other. If the CPU is not able to reconfigure the TXD.PTR and RXD.PTR between granted transactions, the same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END_ACQUIRE shortcut can be used. With this shortcut enabled the semaphore will be handed over to the CPU automatically after the granted transaction has completed, giving the CPU the ability to update the TXPTR and RXPTR between every granted transaction.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.

The MAXRX register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than MAXRX number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.

The MAXTX parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than MAXTX number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.



The RXD.AMOUNT and TXD.AMOUNT registers are updated when a granted transaction is completed. The TXD.AMOUNT register indicates how many bytes were read from the TX buffer in the last transaction, that is, ORC (over-read) characters are not included in this number. Similarly, the RXD.AMOUNT register indicates how many bytes were written into the RX buffer in the last transaction.

The ENDRX event is generated when the RX buffer has been filled.




Figure 74: SPI transaction when shortcut between END and ACQUIRE is enabled

32.4 Pin configuration

The CSN, SCK, MOSI, and MISO signals associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of any of these registers is set to Disconnected, the associated SPI slave signal will not be connected to any physical pins.

The PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode, see *POWER* — *Power supply* on page 78 chapter for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI slave is disabled.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in *Table 70: GPIO configuration before enabling peripheral* on page 295 before enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI



slave itself is temporarily disabled, or if the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

Table 70: GPIO configuration before enabling peripheral

SPI signal	SPI pin	Direction	Output value	Comment
CSN	As specified in PSEL.CSN	Input	Not applicable	
SCK	As specified in PSEL.SCK	Input	Not applicable	
MOSI	As specified in PSEL.MOSI	Input	Not applicable	
MISO	As specified in PSEL.MISO	Input	Not applicable	Emulates that the SPI slave is not selected.

32.5 Registers

Table 71: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x40003000	SPIS	SPIS0	SPI slave 0		
0x40004000	SPIS	SPIS1	SPI slave 1		
0x40023000	SPIS	SPIS2	SPI slave 2		

Table 72: Register Overview

Register	Offset	Description	
TASKS_ACQUIRE	0x024	Acquire SPI semaphore	
TASKS_RELEASE	0x028	Release SPI semaphore, enabling the SPI slave to acquire it	
EVENTS_END	0x104	Granted transaction completed	
EVENTS_ENDRX	0x110	End of RXD buffer reached	
EVENTS_ACQUIRED	0x128	Semaphore acquired	
SHORTS	0x200	Shortcut register	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
SEMSTAT	0x400	Semaphore status register	
STATUS	0x440	Status from last transaction	
ENABLE	0x500	Enable SPI slave	
PSELSCK	0x508	Pin select for SCK	Deprecated
PSELMISO	0x50C	Pin select for MISO	Deprecated
PSELMOSI	0x510	Pin select for MOSI	Deprecated
PSELCSN	0x514	Pin select for CSN	Deprecated
PSEL.SCK	0x508	Pin select for SCK	
PSEL.MISO	0x50C	Pin select for MISO signal	
PSEL.MOSI	0x510	Pin select for MOSI signal	
PSEL.CSN	0x514	Pin select for CSN signal	
RXDPTR	0x534	RXD data pointer	Deprecated
MAXRX	0x538	Maximum number of bytes in receive buffer	Deprecated
AMOUNTRX	0x53C	Number of bytes received in last granted transaction	Deprecated
RXD.PTR	0x534	RXD data pointer	
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer	
RXD.AMOUNT	0x53C	Number of bytes received in last granted transaction	
TXDPTR	0x544	TXD data pointer	Deprecated
MAXTX	0x548	Maximum number of bytes in transmit buffer	Deprecated
AMOUNTTX	0x54C	Number of bytes transmitted in last granted transaction	Deprecated
TXD.PTR	0x544	TXD data pointer	
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer	
TXD.AMOUNT	0x54C	Number of bytes transmitted in last granted transaction	
CONFIG	0x554	Configuration register Configuration register	



Register	Offset	Description
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.
ORC	0x5C0	Over-read character

32.5.1 SHORTS

Address offset: 0x200 Shortcut register

Bit	number		31	30	29	28	27	26	25	24	23	22 :	21 2	20 1	19 1	L8 1	17 1	16 1	15 1	14 :	13 1	2 1	1 10	9	8	7	6	5	4	3	2 :	1 0
Id																															Д	
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 (0 0
ld	RW Field	Value Id	Va	lue							Des	crip	otio	n																		
Α	RW END_ACQUIRE							Sh	orto	cut l	betv	wee	n E	ND	eve	nt	and	AC	QU	IRE	tas	kSe	e									
											EVE	NT.	S_E	ND	and	I TA	SKS	5_A	cq	JIR	Ε											
		Disabled	0 Di							e sh	ort	cut																				
		Enabled	-							e sh	orto	ut																				

32.5.2 INTENSET

Address offset: 0x304

Enable interrupt

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				C B A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW END			Write '1' to Enable interrupt for END event
				See EVENTS_END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDRX			Write '1' to Enable interrupt for ENDRX event
				See EVENTS_ENDRX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ACQUIRED			Write '1' to Enable interrupt for ACQUIRED event
				See EVENTS_ACQUIRED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

32.5.3 INTENCLR

Address offset: 0x308

Disable interrupt

Bit	number		31	. 30	29	28	27	26	25	24 2	23 2	2 21	1 20	19	18	17	16	15	14 1	.3 1	2 1	1 10	9	8	7	6	5	4	3	2 1	. 0
Id																						С						В		Α	4
	et 0x00000000		0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0
Id	RW Field	Value Id	Va	lue						ı	Desc	ript	ion																		
Α	RW END									١	Nrit	e '1'	' to I	Disa	ble	inte	rru	pt f	or E	ND	eve	nt									
										9	See I	EVEI	NTS_	_EN	ID																
		Clear	1							[Disal	ole																			
		Disabled	0							F	Reac	l: Di	sabl	ed																	
		Enabled	1							F	Reac	l: En	nable	ed																	
В	RW ENDRX									١	Nrit	e '1'	to l	Disa	ble	inte	rru	pt f	or E	ND	RX e	ven	t								



Bit	number		31	30	29	28	27	26	25	24	23 2	22 2	21 2	0 1	9 18	3 17	16	5 1!	5 14	13	12	11	10	9	8 7	7 (6 5	4	3	2	1 0
Id																							С					В			Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0 () (0 0	0	0	0	0 0
Id	RW Field	Value Id	Va	llue							Des	crip	tior	1																	
											See	EVE	NT	S_ <i>E</i>	NDF	RX															
		Clear	1								Disa	ble																			
		Disabled	0								Rea	d: D	isab	oled	ı																
		Enabled	1								Rea	d: E	nab	led																	
С	RW ACQUIRED										Wri	te '1	l' to	Dis	able	e in	terr	up	t fo	AC	QUI	IREC	eve	ent							
											See	EVE	NTS	S_A	CQI	JIRI	ED														
		Clear	1								Disa	ble																			
		Disabled	0								Rea	d: D	isak	oled	I																
		Enabled	1								Rea	d: E	nab	led																	

32.5.4 SEMSTAT

Address offset: 0x400 Semaphore status register

Bit number	31 30 29	9 28 27 26 25 24 2	23 22 21 20 19 18 1	7 16 15 14 1	3 12 11 10	9 8 7	6 5	4 3 2	2 1 0
Id									АА
Reset 0x00000001	0 0 0	0 0 0 0 0	0 0 0 0 0 0	00000	0 0 0	0 0 0	0 0	0 0 0	0 0 1
Id RW Field Valu	ie ld Value	ı	Description						
A R SEMSTAT		9	Semaphore status						
Free	0	9	Semaphore is free						
CPU	1	9	Semaphore is assign	ed to CPU					
SPIS	2	9	Semaphore is assign	ed to SPI slave	2				
CPU	Pending 3	9	Semaphore is assign	ed to SPI but a	handover to	the CPU	J is		
		ı	pending						

32.5.5 STATUS

Address offset: 0x440

Status from last transaction

Individual bits are cleared by writing a '1' to the bits that shall be cleared

Bit	number		31	1 30	29	28	27 2	26 2	5 2	4 2	3 22	21	20	19	18 :	L7 1	16 1	15 :	14 :	L3	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																В	Α
Res	et 0x00000000		0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	V	alue						D	escr	ipti	on																				
Α	RW OVERREAD									T	K bu	ffer	ove	er-re	ad	dete	ecte	ed,	and	l pr	eve	ente	ed										
		NotPresent	0							R	ead:	err	or n	ot p	res	ent																	
		Present	1							R	ead:	err	or p	res	ent																		
		Clear	1							W	/rite	: cle	are	erro	r on	wr	itin	g '1	.'														
В	RW OVERFLOW									R	X bu	ffer	ove	erflo	w d	ete	cte	d, a	nd	pre	eve	nte	d										
		NotPresent	0							R	ead:	err	or n	ot p	res	ent																	
		Present	1							R	ead:	err	or p	res	ent																		
		Clear	1							W	/rite	: cle	are	erro	r on	wr	itin	g '1															

32.5.6 ENABLE

Address offset: 0x500 Enable SPI slave

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19	18 17 16 15 14 13 12 11	1 10 9 8 7 6 5 4 3 2 1 0
Id					AAAA
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		

A RW ENABLE Enable or disable SPI slave



Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				АААА
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description	
	Disabled	0	Disable SPI slave	
	Enabled	2	Enable SPI slave	

32.5.7 PSELSCK (Deprecated)

Address offset: 0x508 Pin select for SCK

Bit	number		33	1 30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13 :	12	11 :	10	9	8	7	6	5	4	3	2	1	0
Id				ΑА	Α	Α	Α	Α	Α	Α	,	4 A	АА		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et 0xFFFFFFF		1	1	1	1	1	1	1	1		1 1	1 1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW Field	Value Id	Va	alue	:						De	scr	ptic	on																				
Α	RW PSELSCK		[0	31	.]						Pin	nu	mbe	er c	onfi	iguı	rati	on	for	SPI	SCK	sig	nal											
		Disconnected	0xFFFFFFF						Dis	coı	nec	t																						

32.5.8 PSELMISO (Deprecated)

Address offset: 0x50C Pin select for MISO

Bit	number		31 30	29	28	27	26	25	24	23	22 2	21 20	0 19	18	17	16	15	14	13 1	.2 1	1 10	9	8	7	6	5	4	3 2	1	. 0
Id			АА	Α	Α	Α	Α	Α	Α	А	Α Α	AΑ	Α	Α	Α	Α	Α	Α	Α.	A A	A A	Α	Α	Α	Α	Α	Α	ΑА	. 4	A A
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	1 :	۱1	1	1	1	1	1	1	1	1 :	l 1	1	1	1	1	1	1	1 1	. 1	. 1
Id	RW Field	Value Id	Value	•						Des	crip	tion	1																	
Α	RW PSELMISO		[031]						Pin	nun	nber	con	figu	ırati	ion	for	SPI	MIS	O si	gnal									
		Disconnected	0xFFF	FFF	FF					Disc	oni	nect																		

32.5.9 PSELMOSI (Deprecated)

Address offset: 0x510 Pin select for MOSI

Bit	number		31	30 2	9 2	8 2	7 2	6 2	5 2	24 2	23 2	22	21 :	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id			Α	Α ,	4 4	A A	Δ ,	Δ ,	Δ.	Α	Α	Α	ΑА		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et OxFFFFFFF		1	1	1 1	1 :	1 :	1 :	1	1	1	1	1 1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW Field	Value Id	Val	ue							Des	cri	ptio	n																				
Α	RW PSELMOSI		[0	31]						F	in ı	nu	mbe	er c	onf	igu	rati	on	for	SPI	MC	SI:	sigr	nal										
		Disconnected	0xF	FFFF	FFF	:					Disc	on	nec	t																				

32.5.10 PSELCSN (Deprecated)

Address offset: 0x514 Pin select for CSN

Bit	number		31	. 30	29	28	27	26	25	24	23	22	2 21	20	19	18	17	16	15	14	13	12	11 1	LO	9	8	7	6	5	4	3	2	1 0
Id			A	A A	Α	Α	Α	Α	Α	Α		A A	ΑΑ.	Д	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Res	et OxFFFFFFF		1	1	1	1	1	1	1	1		1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
Id	RW Field	Value Id	Va	lue							De	esci	ripti	on																			
Α	RW PSELCSN		[0.	.31]						Pir	n n	umb	er c	onf	igu	rati	ion	for	SPI	CSI	l sig	gnal										
		Disconnected	0x	FFF	FFF	FF					Dis	sco	nne	ct																			

32.5.11 PSEL.SCK

Address offset: 0x508
Pin select for SCK



Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	ААААА
Re	et 0xFFFFFFF		1 1 1 1 1 1 1 1	$1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \;$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

32.5.12 PSEL.MISO

Address offset: 0x50C Pin select for MISO signal

Bit	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	АААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	$1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \;$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

32.5.13 PSEL.MOSI

Address offset: 0x510
Pin select for MOSI signal

Bit	number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	АААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	$1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \;$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

32.5.14 PSEL.CSN

Address offset: 0x514

Pin select for CSN signal

E	Bit number			31	30 2	9 2	8 27	7 26	25	24 2	23 2	2 21	20	19	18 17	7 16	15	14 1	3 12	11 10	9	8	7	6	5 4	3	2	1	0
1	d			В																					Д	A	Α	Α .	Α
F	Reset OxFFFF	FFFF		1	1	1 1	1 1	1	1	1	1 1	l 1	1	1	1 1	. 1	1	1 1	. 1	1 1	1	1	1	1	1 1	. 1	1	1	1
ı	d RW Fiel	d	Value Id	Val	ue						Desc	ripti	on																
1	RW PIN			[0	31]					F	in n	umb	er																Ξ.
E	RW CO	NNECT								(Conr	nectio	on																
			Disconnected	1						[Disco	onne	ct																
			Connected	0						(Conr	nect																	
			Connected	0						(Conr	nect																	

32.5.15 RXDPTR (Deprecated)

Address offset: 0x534 RXD data pointer



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		AA A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW RXDPTR		RXD data pointer

32.5.16 MAXRX (Deprecated)

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11 10 9 8	3 7 6 5 4 3 2 1 0
Id					A A A A A A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A RW MAXRX			Maximum number of bytes in	receive buffer	

32.5.17 AMOUNTRX (Deprecated)

Address offset: 0x53C

Number of bytes received in last granted transaction

Bit r	number		31	30	29	28	27	26	25	24	23 :	22 2	1 2	0 19	9 18	17	16	15	14 1	3 1	2 11	10	9	8	7	6	5	4	3	2 1	1 0
Id																									Α	Α	Α	Α	Α ,	A A	A A
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0 0
Id	RW Field	Value Id	Va	lue							Des	crip	tior	n																	
Α	R AMOUNTRX							Nui	mb	er c	f by	rtes	rece	eive	d in	the	last	gra	nte	d tra	ınsa	ctio	n								

32.5.18 RXD.PTR

Address offset: 0x534 RXD data pointer

Bit	number		31	L 30	29	28	27	26	5 25	5 2	24 2	23 2	22 :	21 2	20 1	19 1	.8 :	17 1	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id			1	ΔА	Α	Α	Α	Α	Α	. /	Д	Α	A	ΑА		A ,	Д	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Res	et 0x00000000		0	0	0	0	0	0	0	(0	0	0	0 0	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	alue							C)es	crip	otio	n																			
Α	RW PTR							RX	(D (dat	ta p	oin	itei	r																				

32.5.19 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id					A A A A A A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A RW MAXCNT			Maximum number of bytes in	receive buffer	

32.5.20 RXD.AMOUNT

Address offset: 0x53C

Number of bytes received in last granted transaction

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Id	A A A A A A A								
Reset 0x00000000	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $								
Id RW Field Value Id	Value Description								
A R AMOUNT Number of bytes received in the last granted transaction									

Number of bytes received in the last granted transaction



32.5.21 TXDPTR (Deprecated)

Address offset: 0x544

TXD data pointer

В	Bit n	number		31	. 30	29	28	27	7 26	5 2!	5 2	4 2	23 2	22 2	21 2	0 1	9 1	8 17	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
lo	d			,	Α Α	Α	Α	Α	. A	. A		Д	Α	A	A A	Α	. Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
R	tese	et 0x00000000		0	0	0	0	0	0	0) (0	0	0 (0 0	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
le	d	RW Field	Value Id	Va	lue								Des	crip	tio	n																			
Α		RW TXDPTR							T	KD (dat	ta p	oin	ter																					

32.5.22 MAXTX (Deprecated)

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit number		31 30 29 28 2	27 26 25 24 23 22 21 20 19	18 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
Id					A A A A A A A
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description		
A RW MAXTX			Maximum number of bytes	s in transmit buffer	

32.5.23 AMOUNTTX (Deprecated)

Address offset: 0x54C

Number of bytes transmitted in last granted transaction

Bit	number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1	0
Id						AAAAAAA	Α
Res	et 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0
Id	RW Field	Value Id	Value	Description			
Α	R AMOUNTTX			Number of bytes transmitted	I in last granted transaction		

32.5.24 TXD.PTR

Address offset: 0x544

TXD data pointer

E	Bit n	umber		31	1 30	29	28	27	26	25	24	23	22	21	20 1	19 1	.8 1	17 1	.6 1	.5 1	4 1	3 1	2 1	1 10	9	8	7	6	5	4	3	2 :	1 0
1	id			1	4 A	Α	Α	Α	Α	Α	Α		ДД	АА		A A	Δ,	Α.	Δ,	Α,	Α Α	Δ Δ	A A	A	Α	Α	Α	Α	Α	Α	A	A i	А А
F	Rese	t 0x00000000		0	0	0	0	0	0	0	0		0 0	0 0		0 (0 (0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 (0 0
ı	ld	RW Field	Value Id	Va	alue	:						De	scr	iptic	n																		
1	A	RW PTR							TX	D d	ata	ро	inte	er																			

32.5.25 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit number		31 30 29 28 2	27 26 25 24 23 22 21 20 19 18 1	7 16 15 14 13 12 11 10 9 8	8 7 6 5 4 3 2 1 0
Id					A A A A A A A
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0	000000000	0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A RW MAXCNT			Maximum number of bytes in t	ransmit buffer	

32.5.26 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transmitted in last granted transaction



William of Systes statisticated in assignment answered

32.5.27 CONFIG

Address offset: 0x554 Configuration register

Rit r	number		31	30 29	9 2:	2 27	7 26	25	2/	23.2	2 2	1 20	10	12	17	16	15	1/1	13	12	11	10	q	8	7	6	5 4	1 3	2	1	0
	idilibei		31	JU 2.	J 21	0 2 /	20	23	24	25 2	. 2 2	1 20	, 15	10	1/	10	13	17	13	12		10	,	o	,	U	<i>-</i>	, ,	_	_	٠
Id																													C	В	А
Res	et 0x00000000		0	0 0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0
Id	RW Field	Value Id	Val	lue						Desc	crip	tion																			
Α	RW ORDER									Bit o	rde	r																			
		MsbFirst	0							Mos	t się	gnific	cant	bit	shi	fted	d ou	ıt fi	rst												
		LsbFirst	1							Leas	t się	gnific	cant	bit	shi	fted	d ou	ıt fi	rst												
В	RW CPHA									Seria	al cl	ock ((SCk	() pł	has	9															
		Leading	0							Sam	ple	on le	eadi	ing	edg	e of	fclo	ock,	shi	ft s	eria	l da	ta c	n tı	aili	ng					
										edge	9																				
		Trailing	1							Sam	ple	on t	raili	ng e	edg	e of	clo	ck,	shi	ft se	rial	dat	ta o	n le	adi	ng					
										edge	9																				
С	RW CPOL									Seria	al cl	ock ((SCk	() po	olar	ity															
		ActiveHigh	0							Activ	ve h	igh																			
		ActiveLow	1							Activ	ve lo	w																			

32.5.28 DEF

Address offset: 0x55C

Default character. Character clocked out in case of an ignored transaction.

Bit number		31	L 30	0 29	9 2	8 2	7 2	6 2	25 2	24 :	23 :	22	21	20	19	18	17	16	15	14	1 13	3 1	2 1	1 1	0 9	8	7	6	5	4	3	2	1	0
Id																											Α	Α	Α	Α	Α	Α	Α	Α
Reset 0x00000000		0	0	0	C) () ()	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0) (0	0	0	0	0	0	0	0	0	0
Id RW Field	Value Id	Va	alu	e						- 1	Des	cri	ptic	on																				

RW DEF Default character. Character clocked out in case of an ignored transaction.

32.5.29 ORC

Address offset: 0x5C0
Over-read character

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 1	8 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		$A \ A \ A \ A \ A \ A \ A \ A \ A$
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description	

RW ORC Over-read character. Character clocked out after an over-read of the transmit buffer.



32.6 Electrical specification

32.6.1 SPIS slave interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPIS}	Bit rates for SPIS ²⁷			8 ²⁸	Mbps
I _{SPIS,2Mbps}	Run current for SPIS, 2 Mbps		45		μΑ
I _{SPIS,8Mbps}	Run current for SPIS, 8 Mbps		45		μΑ
I _{SPIS,IDLE}	Idle current for SPIS (STARTed, no CSN activity)		1		μΑ
$t_{\text{SPIS,LP,START}}$	Time from RELEASE task to ready to receive/transmit (CSN		t _{SPIS,CL,ST}	ΓAF	μs
	active), Low power mode		+		
			t _{START_HI}	FIN	
t _{SPIS,CL,START}	Time from RELEASE task to receive/transmit (CSN active),		0.125		μs
	Constant latency mode				

32.6.2 Serial Peripheral Interface Slave (SPIS) timing specifications

Symbol	Description		Min.	Тур.	Max.	Units
t _{SPIS,CSCKIN,8Mbps}	SCK input period at 8Mbps			125		ns
t _{SPIS,CSCKIN,4Mbps}	SCK input period at 4Mbps			250		ns
t _{SPIS,CSCKIN,2Mbps}	SCK input period at 2Mbps			500		ns
t _{SPIS,RFSCKIN}	SCK input rise/fall time				30	ns
t _{SPIS,WHSCKIN}	SCK input high time		30			ns
t _{SPIS,WLSCKIN}	SCK input low time		30			ns
t _{SPIS,SUCSN,LP}	CSN to CLK setup time, Low power mode		t _{SPIS,SUC}	SNJ		ns
			+			
			t _{START_H}	FIN		
t _{SPIS,SUCSN,CL}	CSN to CLK setup time, Constant latency mode		1000			ns
t _{SPIS,HCSN}	CLK to CSN hold time		2000			ns
t _{SPIS,ASO}	CSN to MISO driven ^a				1000	ns
t _{SPIS,DISSO}	CSN to MISO disabled ^a				68	ns
t _{SPIS,CWH}	CSN inactive time		300			ns
t _{SPIS,VSO}	CLK edge to MISO valid				19	ns
t _{SPIS,HSO}	MISO hold time after CLK edge	18 ²⁹	ns			
t _{SPIS,SUSI}	MOSI to CLK edge setup time		59			ns
t _{SPIS,HSI}	CLK edge to MOSI hold time		20			ns




Figure 75: SPIS timing diagram

²⁷ Higher bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

²⁸ The actual maximum data rate depends on the master's CLK to MISO and MOSI setup and hold timings.

^a At 25pF load, including GPIO capacitance, see GPIO spec.

²⁹ This is to ensure compatibility to SPI masters sampling MISO on the same edge as MOSI is output






Figure 76: Common SPIM and SPIS timing diagram



33 TWIM — I²C compatible two-wire interface master with EasyDMA

TWI master with EasyDMA (TWIM) is a two-wire half-duplex master which can communicate with multiple slave devices connected to the same bus

Listed here are the main features for TWIM:

- I²C compatible
- 100 kbps, 250 kbps, or 400 kbps
- · Support for clock stretching
- EasyDMA

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. TWIM is not compatible with CBUS.

The GPIOs used for each two-wire interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.




Figure 77: TWI master with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see *Figure 78: A typical TWI setup comprising one master and three slaves* on page 306. This TWIM is only able to operate as a single master on the TWI bus. Multi-master bus configuration is not supported.



Figure 78: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task. The TWI master will generate a STOPPED event when it has stopped following a STOP task.

The TWI master cannot get stopped while it is suspended, so the STOP task has to be issued after the TWI master has been resumed.

After the TWI master is started, the STARTTX task or the STARTRX task should not be triggered again before the TWI master has stopped, i.e. following a LASTRX, LASTTX or STOPPED event.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

33.1 Shared resources

The TWI master shares registers and other resources with other peripherals that have the same ID as the TWI master. Therefore, you must disable all peripherals that have the same ID as the TWI master before the TWI master can be configured and used.

Disabling a peripheral that has the same ID as the TWI master will not reset any of the registers that are shared with the TWI master. It is therefore important to configure all relevant registers explicitly to secure that the TWI master operates correctly.

The Instantiation table in *Instantiation* on page 24 shows which peripherals have the same ID as the TWI.

33.2 EasyDMA

The TWI master implements EasyDMA for reading and writing to and from the RAM.

If the TXD.PTR and the RXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

33.2.1 EasyDMA list

EasyDMA supports one list type.

The supported list type is:

Array list

EasyDMA array list

The EasyDMA array list can be represented by the data structure ArrayList type.

For illustration, see the code example below. This data structure includes only a buffer with size equal to Channel.MAXCNT. EasyDMA will use the Channel.MAXCNT register to determine when the buffer is full. Replace 'Channel' by the specific data channel you want to use, for instance 'NRF_SPIM->RXD', 'NRF_SPIM->TXD', 'NRF_TWIM->RXD', etc.



The Channel.MAXCNT register cannot be specified larger than the actual size of the buffer. If Channel.MAXCNT is specified larger than the size of the buffer, the EasyDMA channel may overflow the buffer.

This array list does not provide a mechanism to explicitly specify where the next item in the list is located. Instead, it assumes that the list is organized as a linear array where items are located one after the other in RAM




Figure 79: EasyDMA array list

33.3 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes found in the transmit buffer located in RAM at the address specified in the TXD.PTR register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave.

A typical TWI master write sequence is illustrated in *Figure 80: TWI master writing data to a slave* on page 308. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect; this event can be used to synchronize the software.






Figure 80: TWI master writing data to a slave

The TWI master will generate a LASTTX event when it starts to transmit the last byte, this is illustrated in *Figure 80: TWI master writing data to a slave* on page 308

The TWI master is stopped by triggering the STOP task, this task should be triggered during the transmission of the last byte to secure that the TWI will stop as fast as possible after sending the last byte. It is safe to use the shortcut between LASTTX and STOP to accomplish this.

Note that the TWI master does not stop by itself when the whole RAM buffer has been sent, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

The TWI master cannot get stopped while it is suspended, so the STOP task has to be issued after the TWI master has been resumed.

33.4 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit the TWI slave will send data to the master using the clock generated by the master.

Data received will be stored in RAM at the address specified in the RXD.PTR register. The TWI master will generate an ACK after all but the last byte received from the slave. The TWI master will generate a NACK after the last byte received to indicate that the read sequence shall stop.

A typical TWI master read sequence is illustrated in *Figure 81: The TWI master reading data from a slave* on page 309. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect; this event can be used to synchronize the software.

The TWI master will generate a LASTRX event when it is ready to receive the last byte, this is illustrated in *Figure 81: The TWI master reading data from a slave* on page 309. If RXD.MAXCNT > 1 the LASTRX event is generated after sending the ACK of the previously received byte. If RXD.MAXCNT = 1 the LASTRX event is generated after receiving the ACK following the address and READ bit.

The TWI master is stopped by triggering the STOP task, this task must be triggered before the NACK bit is supposed to be transmitted. The STOP task can be triggered at any time during the reception of the last byte. It is safe to use the shortcut between LASTRX and STOP to accomplish this.



Note that the TWI master does not stop by itself when the RAM buffer is full, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

The TWI master cannot get stopped while it is suspended, so the STOP task has to be issued after the TWI master has been resumed.




Figure 81: The TWI master reading data from a slave

33.5 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave. This example uses shortcuts to perform the simplest type of repeated start sequence, i.e. one write followed by one read. The same approach can be used to perform a repeated start sequence where the sequence is read followed by write.

The figure Figure 82: A repeated start sequence, where the TWI master writes two bytes followed by reading 4 bytes from the slave on page 309 illustrates this:




Figure 82: A repeated start sequence, where the TWI master writes two bytes followed by reading 4 bytes from the slave

If a more complex repeated start sequence is needed and the TWI firmware drive is serviced in a low priority interrupt it may be necessary to use the SUSPEND task and SUSPENDED event to guarantee that the correct tasks are generated at the correct time. This is illustrated in *Figure 83: A double repeated start* sequence using the SUSPEND task to secure safe operation in low priority interrupts on page 310.






Figure 83: A double repeated start sequence using the SUSPEND task to secure safe operation in low priority interrupts

33.6 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

33.7 Master mode pin configuration

The SCL and SDA signals associated with the TWI master are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL, PSEL.SDA must only be configured when the TWI master is disabled.

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in *Table 73: GPIO configuration before enabling peripheral* on page 310.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

Table 73: GPIO configuration before enabling peripheral

TWI master signal	TWI master pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	SOD1
SDA	As specified in PSEL.SDA	Input	Not applicable	SOD1

33.8 Registers

Table 74: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40003000	TWIM	TWIM0	Two-wire interface master 0	
0x40004000	TWIM	TWIM1	Two-wire interface master 1	



Table 75: Register Overview

Register	Offset	Description
TASKS_STARTRX	0x000	Start TWI receive sequence
TASKS_STARTTX	0x008	Start TWI transmit sequence
TASKS_STOP	0x014	Stop TWI transaction. Must be issued while the TWI master is not suspended.
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_ERROR	0x124	TWI error
EVENTS_SUSPENDED	0x148	Last byte has been sent out after the SUSPEND task has been issued, TWI traffic is now suspended.
EVENTS_RXSTARTED	0x14C	Receive sequence started
EVENTS_TXSTARTED	0x150	Transmit sequence started
EVENTS_LASTRX	0x15C	Byte boundary, starting to receive the last byte
EVENTS_LASTTX	0x160	Byte boundary, starting to transmit the last byte
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWIM
PSEL.SCL	0x508	Pin select for SCL signal
PSEL.SDA	0x50C	Pin select for SDA signal
FREQUENCY	0x524	TWI frequency
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
TXD.LIST	0x550	EasyDMA list type
ADDRESS	0x588	Address used in the TWI transfer

33.8.1 SHORTS

Address offset: 0x200 Shortcut register

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			F D C B A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW LASTTX_STARTRX			Shortcut between LASTTX event and STARTRX task
			See EVENTS_LASTTX and TASKS_STARTRX
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
B RW LASTTX_SUSPEND			Shortcut between LASTTX event and SUSPEND task
			See EVENTS_LASTTX and TASKS_SUSPEND
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
C RW LASTTX_STOP			Shortcut between LASTTX event and STOP task
			See EVENTS_LASTTX and TASKS_STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
D RW LASTRX_STARTTX			Shortcut between LASTRX event and STARTTX task
			See EVENTS_LASTRX and TASKS_STARTTX
	Disabled	0	Disable shortcut



Bit number		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			F D C B A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
	Enabled	1	Enable shortcut
F RW LASTRX_STOP			Shortcut between LASTRX event and STOP task
			See EVENTS_LASTRX and TASKS_STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut

33.8.2 INTEN

Address offset: 0x300 Enable or disable interrupt

Bit r	numbe	er		31	30 2	29 2	28 2	7 2	6 2	5 24	1 2	3 2	2 21	20	19	18	17	16	15	14	13	12	2 1	1 10) 9	8	7	6	5	4	3	2 :	1 0
Id										J		I		Н	G	F									D							,	Д
Res	et 0x0	0000000		0	0	0	0 (0 (0	0	(0	0 0	0	0	0	0	0	0	0	0	0	(0	0	0	0	0	0	0	0	0 (0 0
ld	RW	Field	Value Id	Va	lue						D	esc	cripti	ion																			
Α	RW	STOPPED									Ε	nab	ole or	r dis	sabl	e ir	nter	rup	t fo	or S	TOF	PE	D (ever	nt								
											S	ee E	EVEN	VTS	ST	OPI	PEC)															
			Disabled	0								isal																					
			Enabled	1							Е	nab	ole																				
D	RW	ERROR									Е	nab	ole or	r dis	sabl	le ir	nter	rup	t fo	or E	RRO)R	eve	ent									
											ς	ee F	EVEN	JΤS	FR	RΩ	R																
			Disabled	0								isal																					
			Enabled	1								nab																					
F	RW	SUSPENDED									Ε	nab	ole or	r dis	sabl	e ir	nter	rup	t fo	or S	USF	EN	IDE	ED e	ven	t							
											c	00 6	EVEN	ITC	CII	CDE	- NI F)ED															
			Disabled	0								isal		113_	_50	JF L	IVL	LU															
			Enabled	1								nab																					
G	RW	RXSTARTED		_									ole or	r dis	sabl	le ir	nter	rup	ot fo	or R	XST	AR	RTE	D ev	/ent								
			Disabled	0								ee L Isal	EVEN	113_	_KX	317	AK I	Eυ															
			Enabled	1								nab																					
Н	RW	TXSTARTED	Litabica	1									ole or	r die	sabl	e ir	nter	rur	nt fo	or T	XST	ΔR	TF	D ev	/ent								
																				, .	,,,,,,												
			8: 11 1	•									EVEN	ITS_	_TX	STA	ART	ED															
			Disabled	0								isal nab																					
1	D\A/	LASTRX	Enabled	1									ole or	r die	sahl	lo ir	ntor	rur	+ f	ar I	ΛСΤ	DΥ	01	ont									
'	IVV	LASTINA																ıu	,, ,,	<i>,</i> , ,	A31	11/	CV	CIIL									
													EVEN	NTS_	_LA	STR	?X																
			Disabled	0								isal																					
	DIA	LACTTY	Enabled	1								nab										- \/											
J	KW	LASTTX									E	nab	ole or	rais	sapi	e ir	ıter	rup	ot to	or L	A5 I	ΙX	ev	ent									
													EVEN	NTS_	_LA	STT	Χ																
			Disabled	0								isal																					
			Enabled	1							E	nab	ole																				

33.8.3 INTENSET

Address offset: 0x304 Enable interrupt



Bit	number		31 3	30 2	29	28 :	27 2	26 2	25 2	4 2	23	22 2	1 2	20	19	18	3 17	' 1	6 :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id										ı	Ī			Н	G	F										D								Α	
Res	et 0x00000000		0	0	0	0	0 (0	0 ()	0	0	0	0	0	0	0	C)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ld	RW Field	Value Id	Valu	ıe							De	scrip	tio	n																					
Α	RW STOPPED									١	٧r	ite ':	L' to	o I	Ena	ble	int	err	up	t fo	or S	то	PPI	D	eve	nt									
										9	See	e <i>EVI</i>	N	TS_	_ST	OP	PEL)																	
		Set	1							E	Ena	able																							
		Disabled	0							F	Re	ad: [isa	bl	ed																				
		Enabled	1							F	Re	ad: E	nal	ble	ed																				
D	RW ERROR									١	٧r	ite ':	L' to	o I	na	ble	int	err	up	t fo	or E	RR	OR	ev	ent	;									
										5	See	e <i>EVI</i>	N	TS_	_ER	RC)R																		
		Set	1							E	Ena	able																							
		Disabled	0							F	Re	ad: [isa	bl	ed																				
		Enabled	1							F	Re	ad: E	nal	ble	ed																				
F	RW SUSPENDED									١	٧r	ite ':	l' to	o I	Ena	ble	int	err	up	t fo	or S	US	PEI	۱D۱	D	eve	nt								
										9	See	e <i>EVI</i>	N	TS_	_SU	SP	ENL	DEL)																
		Set	1							E	Ena	able																							
		Disabled	0							F	Re	ad: [isa	bl	ed																				
		Enabled	1							F	Re	ad: E	nal	ble	ed																				
G	RW RXSTARTED									١	٧r	ite ':	L' to	o l	Ena	ble	int	err	up	t fo	or F	XS	ΓΑΙ	RTE	De	evei	nt								
										9	See	e <i>EVI</i>	N7	TS_	_RX	ST.	AR1	EC)																
		Set	1							E	Ena	able																							
		Disabled	0							F	Re	ad: [isa	bl	ed																				
		Enabled	1							F	Re	ad: E	nal	ble	ed																				
Н	RW TXSTARTED									١	٧r	ite ':	l' to	o l	na	ble	int	err	up	t fo	r T	XST	AF	RTE	Dε	:ver	nt								
										9	See	e <i>EVI</i>	N	TS_	_TX	ST	4RT	ED)																
		Set	1							E	Ena	able																							
		Disabled	0							F	Re	ad: [isa	bl	ed																				
		Enabled	1									ad: E																							
I	RW LASTRX									١	٧r	ite ':	L' to	o l	Ena	ble	int	err	up	t fo	or L	AST	RΣ	e۱	en	t									
										5	See	e <i>EVI</i>	N	TS_	_LA	ST	RX																		
		Set	1							E	Ena	able																							
		Disabled	0							F	Re	ad: [isa	bl	ed																				
		Enabled	1									ad: E																							
J	RW LASTTX									١	٧r	ite ':	L' to	o l	na	ble	int	err	up	t fo	or L	AST	ΚT	ev	en	Ċ									
										9	See	e <i>EVI</i>	N	TS_	_LA	ST	TX																		
		Set	1							E	Ena	able																							
		Disabled	0							F	Re	ad: [isa	bl	ed																				
		Enabled	1							F	Re	ad: E	nal	ble	ed																				

33.8.4 INTENCLR

Address offset: 0x308

Disable interrupt

Bit	number		31	30	29 2	28 2	7 26	5 25	24	23	22 2	21 2	0 19	18	3 17	16	15	14 1	.3 12	2 11	10	9	8	7 6	5 5	4	3	2	1 0
Id									J	1		F	H G	F								D							Α
Res	et 0x00000000		0	0	0	0 (0 0	0	0	0	0	0 (0	0	0	0	0	0	0 0	0	0	0	0 () (0	0	0	0	0 0
Id	RW Field	Value Id	Va	lue						De	scrip	tior	1																
Α	RW STOPPED									Wr	ite '1	1' to	Dis	able	inte	erru	pt f	or S	TOP	PED	eve	nt							
										See	e <i>EVE</i>	ENTS	s_ <i>s</i> 1	ОР	PED														
		Clear	1							Dis	able																		
		Disabled	0							Rea	ad: D	Disab	oled																
		Enabled	1							Rea	ad: E	nab	led																
D	RW ERROR									Wr	ite '1	1' to	Dis	able	inte	erru	pt f	or E	RRC	R ev	ent								
										See	e <i>EVE</i>	ENTS	S_EI	RRO	R														



ber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		J I H G F D A
00000000	0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
V Field Value Id	Value	Description
Clear	1	Disable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
V SUSPENDED		Write '1' to Disable interrupt for SUSPENDED event
		See EVENTS_SUSPENDED
Clear	1	Disable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
V RXSTARTED		Write '1' to Disable interrupt for RXSTARTED event
		See EVENTS_RXSTARTED
Clear	1	Disable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
V TXSTARTED		Write '1' to Disable interrupt for TXSTARTED event
CI.		See EVENTS_TXSTARTED
Clear	1	Disable
Disabled Enabled	0	Read: Disabled
	1	Read: Enabled Write '1' to Disable interrupt for LASTRX event
V LASTRX		Write 1 to disable interrupt for LASTRA event
		See EVENTS_LASTRX
Clear	1	Disable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
V LASTTX		Write '1' to Disable interrupt for LASTTX event
		See EVENTS_LASTTX
Clear	1	Disable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

33.8.5 ERRORSRC

Address offset: 0x4C4

Error source

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		C B A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW OVERRUN		Overrun error
		A new byte was received before previous byte got transferred
		into RXD buffer. (Previous data is lost)
	NotReceived	0 Error did not occur
	Received	1 Error occurred
B RW ANACK		NACK received after sending the address (write '1' to clear)
	NotReceived	0 Error did not occur
	Received	1 Error occurred
C RW DNACK		NACK received after sending a data byte (write '1' to clear)
	NotReceived	0 Error did not occur
	Received	1 Error occurred

33.8.6 ENABLE

Address offset: 0x500



Enable TWIM

	Bit number		31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	1	6 1	5	14	13	12	1:	1 10) 9	8	3 7	7	6	5	4	3	2	1	0
	ld																													Α	Α	Α	Α
	Reset 0x00000000		0 0 0 0	0	0	0	0	0	0	0	0	0	0	0	C) (0	0	0	0	0	0	0	C) ()	0	0	0	0	0	0	0
	ld RW Field	Value Id	Value					De	scri	ptic	n																						
ľ	A RW ENABLE				En	abl	e oı	dis	abl	e T\	ΝIN	Λ																					
		Disabled	0		Di	sab	le T	wır	M																								
		Enabled	6		En	abl	e T\	NIN	1																								

33.8.7 PSEL.SCL

Address offset: 0x508 Pin select for SCL signal

Bit	number		31 30	29	28	27	26	25	24	23	22	21 2	20 1	19 1	8 17	7 16	15	14	13 1	.2 1	1 10	9	8	7	6	5 4	4 3	2	1	0
Id			В																							,	4 Δ	Α	Α	Α
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	1	1	1	1 :	l 1	1	1	1	1	1 1	l 1	1	1	1	1	1 :	1 1	1	1	1
Id	RW Field	Value Id	Value	•						De	scri	ptio	n																	
Α	RW PIN		[031	.]			Pin	n nu	ımb	er																				
В	RW CONNECT									Cor	nne	ctio	n																	
		Disconnected	1							Dis	con	nec	t																	
		Connected	0							Cor	nne	ct																		

33.8.8 PSEL.SDA

Address offset: 0x50C Pin select for SDA signal

Bit	number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	АААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	$1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

33.8.9 FREQUENCY

Address offset: 0x524

TWI frequency

Bit	number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A A A A A A A A A A A A A A
Res	et 0x04000000		0 0 0 0 0 1 0 0 0 0
Id	RW Field	Value Id	Value Description
Α	RW FREQUENCY		TWI master clock frequency
		K100	0x01980000 100 kbps
		K250	0x04000000 250 kbps
		K400	0x06400000 400 kbps

33.8.10 RXD.PTR

Address offset: 0x534

Data pointer



Bit	number		31	30	29	28	27	26	25	5 2	4 2	3 2	22	21 2	20	19	18	17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1 (
Id			A	A	Α	Α	Α	Α	Α	A	4	Α	Α	ΑА		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A
Res	et 0x00000000		0	0	0	0	0	0	0	C	כ	0	0	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (
Id	RW Field	Value Id	Va	lue							D)es	cri	ptio	n																			
Α	RW PTR							Da	ata	oa	inte	er																						

33.8.11 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 13	1 10 9 8 7 6 5 4 3 2 1 0
Id				$A \ A \ A \ A \ A \ A \ A \ A \ A$
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description	
A RW MAXCNT		[1255]	Maximum number of bytes in receive buffer	

33.8.12 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A R AMOUNT		Number of bytes transferred in the last transaction. In case of NACK

error, includes the NACK'ed byte.

33.8.13 RXD.LIST

Address offset: 0x540
EasyDMA list type

Bit number		31 30 29 28 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW LIST			List type
	Disabled	0	Disable EasyDMA list
	ArrayList	1	Use array list

33.8.14 TXD.PTR

Address offset: 0x544

Data pointer

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		AA A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value Description
A RW PTR		Data pointer

33.8.15 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer



Reset 0x00000000		0 0 0 0 0	0 0 0	n n (n n	0 (n n	0	0 0	0	0 0	0						A A
Id RW Field	Value Id	Value	0 0 0		riptio			, ,	U	0 0	Ü	0 0	U	Ü	Ü	U	, 0	•	0 0
ia KW Field	value id	(1255)	Maximu		•														

33.8.16 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit	number		31	30	29	28	27 2	6 2	25 2	4 2	3 22	2 21	20	19	18	17	16	15	14	13	12 :	11 1	.0 !	9	8 7	7 6	5 5	4	3	2	1	0
Id																									,	Α Α	λ Α	A	Α	Α	Α	Α
Res	et 0x00000000		0	0	0	0	0 (0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 () (0	0	0	0	0	0
Id	RW Field	Value Id	Va	lue						D	esci	ripti	ion																			
Α	R AMOUNT									N	uml	ber	of b	yte	s tra	ansf	err	ed i	n tł	ne la	ast t	ran	sac	tioi	n. In	cas	se o	f				
										N	ACK	(err	or,	incl	ude	s th	ie N	IACI	K'e	d by	te.											

33.8.17 TXD.LIST

Address offset: 0x550
EasyDMA list type

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				A A A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW LIST			List type
Α	RW LIST	Disabled	0	

33.8.18 ADDRESS

Address offset: 0x588

Address used in the TWI transfer

Bit	number		31	30	29	28 :	27 2	6 2	5 2	4 2	3 2	2 2	1 20	19	18	17	16	15	14 :	.3 1	2 13	10	9	8	7	6	5	4	3 2	2 1	1 0
Id																										Α	Α	Α	A A	\ <i>A</i>	4 A
Res	et 0x00000000		0	0	0	0	0 () (0 () () (0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	lue						D	esc	ript	tion	ı																	
Α	RW ADDRESS									Á	٩dd	lres	s us	ed i	n th	e T\	VI t	ran	sfer												

33.9 Electrical specification

33.9.1 TWIM interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIM}	Bit rates for TWIM ³⁰	100		400	kbps
I _{TWIM,100kbps}	Run current for TWIM, 100 kbps		50		μΑ
I _{TWIM,400kbps}	Run current for TWIM, 400 kbps		50		μΑ
t _{TWIM,START,LP}	Time from STARTRX/STARTTX task to transmission started, Low		t _{TWIM,ST}	AR	μs
	power mode		+		
			t _{START_H}	FI	
t _{TWIM,START,CL}	Time from STARTRX/STARTTX task to transmission started,		1.5		μs
	Constant latency mode				

³⁰ Higher bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.



33.9.2 Two Wire Interface Master (TWIM) timing specifications

$f_{TWIM,SCL,100kbps}$ SCL clock frequency, 100 kbps 100 kHz $f_{TWIM,SCL,250kbps}$ SCL clock frequency, 250 kbps 250 kHz $f_{TWIM,SCL,400kbps}$ SCL clock frequency, 400 kbps 400 kHz t_{TWIM,SU_DAT} Data setup time before positive edge on SCL – all modes 300 ns $t_{TWIM,HD,DAT}$ Data hold time after negative edge on SCL – all modes 500 ns	
$f_{\text{TWIM},\text{SCL},400\text{kbps}}$ SCL clock frequency, 400 kbps 400 kHz $t_{\text{TWIM},\text{SU}_DAT}$ Data setup time before positive edge on SCL – all modes 300 ns	
t _{TWIM,SU_DAT} Data setup time before positive edge on SCL – all modes 300 ns	
t _{TWIM,HD_DAT} Data hold time after negative edge on SCL – all modes 500 ns	
=	
$t_{\text{TWIM},\text{HD_STA},100\text{kbps}}$ TWIM master hold time for START and repeated START 10000 ns	
condition, 100 kbps	
t _{TWIM,HD_STA,250kbps} TWIM master hold time for START and repeated START 4000 ns	
condition, 250kbps	
$t_{TWIM,HD_STA,400kbps}$ TWIM master hold time for START and repeated START 2500 ns	
condition, 400 kbps	
$t_{\text{TWIM},\text{SU_STO},100kbps}$ TWIM master setup time from SCL high to STOP condition, 100 5000 ns	
kbps	
$t_{\text{TWIM},\text{SU_STO},250kbps}$ TWIM master setup time from SCL high to STOP condition, 250 2000 ns	
kbps	
$t_{\text{TWIM},\text{SU_STO},400kbps}$ TWIM master setup time from SCL high to STOP condition, 400 1250 ns	
kbps	
t _{TWIM,BUF,100kbps} TWIM master bus free time between STOP and START 5800 ns	
conditions, 100 kbps	
$t_{TWIM,BUF,250kbps}$ TWIM master bus free time between STOP and START 2700 ns	
conditions, 250 kbps	
$t_{TWIM,BUF,400kbps}$ TWIM master bus free time between STOP and START 2100 ns	
conditions, 400 kbps	




Figure 84: TWIM timing diagram, 1 byte transaction




Figure 85: Recommended TWIM pullup value vs. line capacitance

- The I2C specification allows a line capacitance of 400 pF at most.
- The nRF52832 internal pullup has a fixed value of typ. 13 kOhm, see R_{PU} in the GPIO chapter.



34 TWIS — I²C compatible two-wire interface slave with EasyDMA

TWI slave with EasyDMA (TWIS) is compatible with I²C operating at 100 kHz and 400 kHz. The TWI transmitter and receiver implement EasyDMA.




Figure 86: TWI slave with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see *Figure 87: A typical TWI setup comprising one master and three slaves* on page 319. TWIS is only able to operate with a single master on the TWI bus.



Figure 87: A typical TWI setup comprising one master and three slaves

The TWI slave state machine is illustrated in *Figure 88: TWI slave state machine* on page 320 and *Table 76: TWI slave state machine symbols* on page 320 is explaining the different symbols used in the state machine.






Figure 88: TWI slave state machine

Table 76: TWI slave state machine symbols

Symbol	Туре	Description
ENABLE	Register	The TWI slave has been enabled via the ENABLE register
PREPARETX	Task	The TASKS_PREPARETX task has been triggered
STOP	Task	The TASKS_STOP task has been triggered
PREPARERX	Task	The TASKS_PREPARERX task has been triggered
STOPPED	Event	The EVENTS_STOPPED event was generated
RXSTARTED	Event	The EVENTS_RXSTARTED event was generated
TXSTARTED	Event	The EVENTS_TXSTARTED event was generated
TX prepared	Internal	Internal flag indicating that a TASKS_PREPARETX task has been triggered. This flag is not visible to the user.
RX prepared	Internal	Internal flag indicating that a TASKS_PREPARERX task has been triggered. This flag is not visible to the user.
Unprepare TX	Internal	Clears the internal 'TX prepared' flag until next TASKS_PREPARETX task.
Unprepare RX	Internal	Clears the internal 'RX prepared' flag until next TASKS_PREPARERX task.
Stop sequence	TWI protocol	A TWI stop sequence was detected
Restart sequence	TWI protocol	A TWI restart sequence was detected

The TWI slave supports clock stretching performed by the master.

The TWI slave operates in a low power mode while waiting for a TWI master to initiate a transfer. As long as the TWI slave is not addressed, it will remain in this low power mode.

To secure correct behaviour of the TWI slave, PSEL.SCL, PSEL.SDA, CONFIG and the ADDRESS[n] registers, must be configured prior to enabling the TWI slave through the ENABLE register. Similarly, changing these settings must be performed while the TWI slave is disabled. Failing to do so may result in unpredictable behaviour.



34.1 Shared resources

The TWI slave shares registers and other resources with other peripherals that have the same ID as the TWI slave.

Therefore, you must disable all peripherals that have the same ID as the TWI slave before the TWI slave can be configured and used. Disabling a peripheral that has the same ID as the TWI slave will not reset any of the registers that are shared with the TWI slave. It is therefore important to configure all relevant registers explicitly to secure that the TWI slave operates correctly.

The Instantiation table in *Instantiation* on page 24 shows which peripherals have the same ID as the TWI slave.

34.2 EasyDMA

The TWI slave implements EasyDMA for reading and writing to and from the RAM.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

If the TXD.PTR and the RXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

34.3 TWI slave responding to a read command

Before the TWI slave can respond to a read command the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled the TWI slave will be in its IDLE state where it will consume $I_{\rm IDLE}$.

A read command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the TWI slave.

The TWI slave is able to listen for up to two addresses at the same time. Which addresses to listen for is configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the read command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a READ event when it acknowledges the read command.

The TWI slave is only able to detect a read command from the IDLE state.

The TWI slave will set an internal 'TX prepared' flag when the PREPARETX task is triggered.

When the read command is received the TWI slave will enter the TX state if the internal 'TX prepared' flag is set.

If the internal 'TX prepared' flag is not set when the read command is received, the TWI slave will stretch the master's clock until the PREPARETX task is triggered and the internal 'TX prepared' flag is set.

The TWI slave will generate the TXSTARTED event and clear the 'TX prepared' flag ('unprepare TX') when it enters the TX state. In this state the TWI slave will send the data bytes found in the transmit buffer to the master using the master's clock. The TWI slave will consume I_{TX} in this mode.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the TX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the 'TX prepared' flag ('unprepare TX') and go back to the IDLE state when it has stopped.

The transmit buffer is located in RAM at the address specified in the TXD.PTR register. The TWI slave will only be able to send TXD.MAXCNT bytes from the transmit buffer for each transaction. If the TWI master



forces the slave to send more than TXD.MAXCNT bytes, the slave will send the byte specified in the ORC register to the master instead. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see TXD.PTR etc., are latched when the TXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the 'TX prepared' flag and go back to the IDLE state when it has stopped, see also *Terminating an ongoing TWI transaction* on page 324.

Each byte sent from the slave will be followed by an ACK/NACK bit sent from the master. The TWI master will generate a NACK following the last byte that it wants to receive to tell the slave to release the bus so that the TWI master can generate the stop condition. The TXD.AMOUNT register can be queried after a transaction to see how many bytes were sent.

A typical TWI slave read command response is illustrated in *Figure 89: The TWI slave responding to a read command* on page 322. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.




Figure 89: The TWI slave responding to a read command

34.4 TWI slave responding to a write command

Before the TWI slave can respond to a write command the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled the TWI slave will be in its IDLE state where it will consume I_{IDLE} .

A write command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the slave.

The TWI slave is able to listen for up to two addresses at the same time. Which addresses to listen for is configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the write command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a WRITE event if it acknowledges the write command.

The TWI slave is only able to detect a write command from the IDLE state.

The TWI slave will set an internal 'RX prepared' flag when the PREPARERX task is triggered.

When the write command is received the TWI slave will enter the RX state if the internal 'RX prepared' flag is set.

If the internal 'RX prepared' flag is not set when the write command is received, the TWI slave will stretch the master's clock until the PREPARERX task is triggered and the internal 'RX prepared' flag is set.



The TWI slave will generate the RXSTARTED event and clear the internal 'RX prepared' flag ('unprepare RX') when it enters the RX state. In this state the TWI slave will be able to receive the bytes sent by the TWI master. The TWI slave will consume I_{RX} in this mode.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the RX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the internal 'RX prepared' flag ('unprepare RX') and go back to the IDLE state when it has stopped.

The receive buffer is located in RAM at the address specified in the TXD.PTR register. The TWI slave will only be able to receive as many bytes as specified in the RXD.MAXCNT register. If the TWI master tries to send more bytes to the slave than the slave is able to receive, these bytes will be discarded and the bytes will be NACKed by the slave. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see RXD.PTR etc., are latched when the RXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the internal 'RX prepared' flag and go back to the IDLE state when it has stopped, see also *Terminating an ongoing TWI transaction* on page 324.

The TWI slave will generate an ACK after every byte received from the master. The RXD.AMOUNT register can be queried after a transaction to see how many bytes were received.

A typical TWI slave write command response is illustrated in *Figure 90: The TWI slave responding to a write command* on page 323. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.




Figure 90: The TWI slave responding to a write command

34.5 Master repeated start sequence

An example of a repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave.

This is illustrated in Figure 91: A repeated start sequence, where the TWI master writes two bytes followed by reading four bytes from the slave on page 324.

It is here assumed that the receiver does not know in advance what the master wants to read, and that this information is provided in the first two bytes received in the write part of the repeated start sequence. To guarantee that the CPU is able to process the received data before the TWI slave starts to reply to the read command, the SUSPEND task is triggered via a shortcut from the READ event generated when the read command is received. When the CPU has processed the incoming data and prepared the correct data response, the CPU will resume the transaction by triggering the RESUME task.






Figure 91: A repeated start sequence, where the TWI master writes two bytes followed by reading four bytes from the slave

34.6 Terminating an ongoing TWI transaction

In some situations, e.g. if the external TWI master is not responding correctly, it may be required to terminate an ongoing transaction.

This can be achieved by triggering the STOP task. In this situation a STOPPED event will be generated when the TWI has stopped independent of whether or not a STOP condition has been generated on the TWI bus. The TWI slave will release the bus when it has stopped and go back to its IDLE state.

34.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

34.8 Slave mode pin configuration

The SCL and SDA signals associated with the TWI slave are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI slave is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL and PSEL.SDA must only be configured when the TWI slave is disabled.

To secure correct signal levels on the pins used by the TWI slave when the system is in OFF mode, and when the TWI slave is disabled, these pins must be configured in the GPIO peripheral as described in *Table* 77: GPIO configuration before enabling peripheral on page 324.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

Table 77: GPIO configuration before enabling peripheral

TWI slave signal	TWI slave pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	S0D1
SDA	As specified in PSFL SDA	Innut	Not applicable	SOD1



34.9 Registers

Table 78: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40003000	TWIS	TWIS0	Two-wire interface slave 0	
0x40004000	TWIS	TWIS1	Two-wire interface slave 1	

Table 79: Register Overview

Register	Offset	Description
TASKS_STOP	0x014	Stop TWI transaction
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
TASKS_PREPARERX	0x030	Prepare the TWI slave to respond to a write command
TASKS_PREPARETX	0x034	Prepare the TWI slave to respond to a read command
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_ERROR	0x124	TWI error
EVENTS_RXSTARTED	0x14C	Receive sequence started
EVENTS_TXSTARTED	0x150	Transmit sequence started
EVENTS_WRITE	0x164	Write command received
EVENTS_READ	0x168	Read command received
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4D0	Error source
MATCH	0x4D4	Status register indicating which address had a match
ENABLE	0x500	Enable TWIS
PSEL.SCL	0x508	Pin select for SCL signal
PSEL.SDA	0x50C	Pin select for SDA signal
RXD.PTR	0x534	RXD Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in RXD buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last RXD transaction
TXD.PTR	0x544	TXD Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in TXD buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last TXD transaction
ADDRESS[0]	0x588	TWI slave address 0
ADDRESS[1]	0x58C	TWI slave address 1
CONFIG	0x594	Configuration register for the address match mechanism
ORC	0x5C0	Over-read character. Character sent out in case of an over-read of the transmit buffer.

34.9.1 SHORTS

Address offset: 0x200 Shortcut register

Bit	number		3	1 30	29	28	3 27	26	25	24	23	22	21 2	0	19 1	8 1	7 1	5 15	5 14	13	12	11 :	10 9	9 :	3 7	6	5	4	3	2	1 0
Id																			В	Α											
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0 0
Id	RW Field	Value Id	٧	alue	:						De	scri	ptio	n																	
Α	RW WRITE_SUSPEND										Sho	orto	ut b	etv	veer	ı W	RITE	ev	ent	and	SUS	SPEN	ND t	ask							
											See	e EV	/ENT	S_1	WRI	TE a	and	TAS	KS_	SUS	PEN	ID									
		Disabled	0								Dis	abl	e sho	orto	cut																
		Enabled	1								Ena	able	e sho	rtc	ut																
В	RW READ_SUSPEND										Sho	orto	ut b	etv	veer	n RE	AD	eve	nt a	nd S	SUSI	PEN	D ta	sk							
											See	e <i>E</i> V	/ENT	'S_I	REA.	D aı	nd 7	ASK	s_s	USF	PENL)									



Bit number		31 30 29 28 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13	3 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В А	
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description	
ia Kw riela	value iu	value	Description	
ia KW riela	Disabled	0	Disable shortcut	

34.9.2 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit	number			31 30	29 28	27 21	5 25	24 23	22 21 2	0 19 1	18 17	7 16	15.1	4 13	12	11 10	9	8 7	7 6	- 5	4	3 2) 1	0
Id	idilibei			31 30	23 20		1 G	24 23		F E	10 17	, 10	15 1	14 15	12.	11 10	В	υ,		J	-	5 2	- <u>-</u>	
	et 0x00000000			0 0	0 0			0 0	0 0 (0 0	0	0	0 0	0	0 0		0 () (0	0	0 0		0
Id	RW Field		Value Id	Value				De	scriptio	n														
Α	RW STOPPE	D						En	able or c	lisable	inte	rrup	t for	STOP	PED	even	t							
								Sei	e <i>EVENT</i>	s sto	PPFI)												
			Disabled	0					sable															
			Enabled	1				En	able															
В	RW ERROR							En	able or c	lisable	inte	rrup	t for	ERRC	DR ev	vent								
								So	e <i>EVENT</i>	C EDD	OB													
			Disabled	0					sable	3_ENN	UN													
			Enabled	1					able															
E	RW RXSTAR	TED	Litablea	•					able or c	lisable	inte	rrup	t for	RXST	ART	ED ev	ent							
			D: 11 1	•					e <i>EVENT</i> sable	S_RXS	IARI	IED												
			Disabled Enabled	0					able															
F	RW TXSTAR	TED	Enabled	1					able or c	licablo	into	rrun	t for	TVCT	۸ DTI	ED ov	nnt.							
Г	NW INSIAN	IED											t ioi	1/31	ANII	EDEV	enic							
									e <i>EVENT</i>	S_TXS	TART	ED												
			Disabled	0					sable															
			Enabled	1					able															
G	RW WRITE							En	able or c	lisable	inte	rrup	t for	WRIT	ΓE ev	ent								
								Se	e <i>EVENT</i>	S_WRI	TE													
			Disabled	0				Dis	sable															
			Enabled	1				En	able															
Н	RW READ							En	able or c	lisable	inte	rrup	t for	READ) eve	ent								
								Se	e <i>EVENT</i>	S_REA	D													
			Disabled	0				Dis	sable															
			Enabled	1				En	able															

34.9.3 INTENSET

Address offset: 0x304

Enable interrupt

D.:			2	4 20	20		0 0	7 2	c 21	F 2	4.3		24	20	10	40	47	1.0	4.5	4.4	42	42	4.4	10	^	0	_	_	_		2	2	4	0
Bit	number		3.	1 30	29	2	8 2	/ 21	b 2:	5 2	.4 2.	3 22	21	20	19	18	1/	16	15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
Id								F	l G	ì				F	Ε										В								Α	
Res	et 0x00000000		0	0	0	0	0	0	0) (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	V	alue							D	escr	ipti	on																				
Α	RW STOPPED										W	/rite	'1' 1	to E	nak	le i	nte	rru	pt i	or!	то	PPE	D e	ven	it									
											S	ee <i>E</i>	VEN	ITS_	STO	OPF	ED																	
		Set	1								E	nabl	e																					
		Disabled	0								R	ead:	Dis	abl	ed																			
		Enabled	1								R	ead:	Ena	able	d																			
В	RW ERROR										W	/rite	'1' 1	to E	nat	le i	inte	rru	pt 1	for I	RR	OR	eve	nt										



Reset 0x00000000000000000000000000000000000	Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id RW Field Value Id Value Description See EVENTS_ERROR Set 1 Enable Disabled 0 Read: Disabled E RW RXSTARTED Enabled 1 Read: Enabled E PRW RXSTARTED Set 1 Enable E Disabled 0 Read: Disabled E RW TXSTARTED TXSTARTED Write '1' to Enable description F RW TXSTARTED Write '1' to Enable interrupt for TXSTARTED event See EVENTS_TXSTARTED See EVENTS_TXSTARTED Set 1 Enable G RW WRITE Fenabled 1 Read: Disabled G RW WRITE Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable F RW WRITE Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE See EVENTS_WRITE Set 1 Enable Disabled 0 Read: Disabled	Id		H G	F E B A
Set 1 Enable E RW RXSTARTED Set 1 Enable Write '1' to Enable interrupt for RXSTARTED event See EVENTS_RXSTARTED Set 1 Enable Disabled 0 Read: Disabled E nable Write '1' to Enable interrupt for RXSTARTED event See EVENTS_RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled F RW TXSTARTED Set 1 Enable See EVENTS_TXSTARTED Set 1 Enable See EVENTS_TXSTARTED Write '1' to Enable interrupt for TXSTARTED event See EVENTS_TXSTARTED Set 1 Enable G RW WRITE Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable See EVENTS_WRITE See EVENTS_WRITE Set 1 Enable Disabled 0 Read: Disabled	Reset 0x00000000		0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled E RW RXSTARTED Set 1 Enable Disabled 0 Read: Enabled Write '1' to Enable interrupt for RXSTARTED event See EVENTS_RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled F RW TXSTARTED Set 1 Enable See EVENTS_TXSTARTED Set 1 Enable See EVENTS_TXSTARTED Set 1 Enable G RW WRITE Write '1' to Enable interrupt for TXSTARTED Read: Enabled Write '1' to Enabled Read: Disabled Read: Disabled Read: Enabled Read: Enabled Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable Read: Enabled Read: Disabled Read: Disabled	Id RW Field	Value Id	Value	Description
Disabled 0 Read: Disabled Enabled 1 Read: Enabled E RW RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enable Set 1 Read: Enable Enable F RW TXSTARTED Set 1 Enable Enable F RW TXSTARTED Set 1 Enable F RW TXSTARTED Set 1 Enable Set 1 Enable Write '1' to Enable interrupt for TXSTARTED event See EVENTS_TXSTARTED Write '1' to Enable interrupt for TXSTARTED event See EVENTS_TXSTARTED Set 1 Enable Enabled 0 Read: Disabled F RW WRITE Set 1 Read: Enabled Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable See EVENTS_WRITE Set 1 Enable Read: Disabled Read: Disabled Read: Disabled				See EVENTS_ERROR
Enabled 1 Read: Enabled E RW RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled F RW TXSTARTED Set 1 Enable F RW TXSTARTED Set 1 Enable Set 1 Enable F RW TXSTARTED Set 1 Enable Set 1 Enable Write '1' to Enable interrupt for TXSTARTED event See EVENTS_TXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled F RW WRITE Set 1 Enable Enable F RW WRITE Set 1 Enable Read: Disabled Read: Enabled Read: Enabled Read: Disabled		Set	1	Enable
E RW RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled F RW TXSTARTED Set 1 Enable F RW TXSTARTED Set 1 Read: Enabled F RW TXSTARTED Set 1 Enable See EVENTS_TXSTARTED Set 1 Enable F RW TXSTARTED Set 1 Enable See EVENTS_TXSTARTED Set 1 Enable F RW WRITE Set 1 Enable F RW WRITE F RW RXSTARTED Set 1 Enable F RW READ: Enabled F Read: Disabled F Read: Enabled F Read: Disabled		Disabled	0	Read: Disabled
See EVENTS_RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled F RW TXSTARTED Set 1 Enable See EVENTS_TXSTARTED See EVENTS_TXSTARTED See EVENTS_TXSTARTED See EVENTS_TXSTARTED See EVENTS_TXSTARTED See EVENTS_TXSTARTED Write '1' to Enable interrupt for TXSTARTED event See EVENTS_TXSTARTED Read: Disabled F Read: Enabled Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable Disabled 0 Read: Disabled		Enabled	1	Read: Enabled
Set 1 Enable Disabled 0 Read: Disabled F RW TXSTARTED Set 1 Enable See EVENTS_TXSTARTED Write '1' to Enable interrupt for TXSTARTED event See EVENTS_TXSTARTED Set 1 Enable Enabled 1 Read: Enabled Read: Disabled F RW WRITE Set 1 Enable See EVENTS_WRITE See EVENTS_WRITE See EVENTS_WRITE See EVENTS_WRITE Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled	E RW RXSTARTED			Write '1' to Enable interrupt for RXSTARTED event
Disabled 0 Read: Disabled Enabled 1 Read: Enabled F RW TXSTARTED Set 1 Enable Enabled 1 Read: Enabled O Read: Disabled Enable interrupt for TXSTARTED event See EVENTS_TXSTARTED F RW WRITE Set 1 Enable Finable Enabled 1 Read: Enabled Write '1' to Enable interrupt for WRITE event Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable Disabled 0 Read: Disabled				See EVENTS_RXSTARTED
F RW TXSTARTED Set Enabled 1 Read: Enabled Write '1' to Enable interrupt for TXSTARTED event See EVENTS_TXSTARTED Set Disabled Disabled Enabled 1 Read: Disabled Read: Enabled Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set Disabled 0 Read: Disabled Read: Enable Read: Enable Read: Enable Read: Enable Read: Disabled Read: Disabled Read: Disabled		Set	1	Enable
F RW TXSTARTED Write '1' to Enable interrupt for TXSTARTED event See EVENTS_TXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to Enable interrupt for TXSTARTED Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable Disabled 0 Read: Disabled		Disabled	0	Read: Disabled
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled G RW WRITE Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable Disabled 0 Read: Disabled		Enabled	1	Read: Enabled
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled G RW WRITE Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable Disabled 0 Read: Disabled	F RW TXSTARTED			Write '1' to Enable interrupt for TXSTARTED event
Disabled 0 Read: Disabled Enabled 1 Read: Enabled G RW WRITE WRITE Set 1 Enable Disabled 0 Read: Disabled				See EVENTS_TXSTARTED
Enabled 1 Read: Enabled G RW WRITE Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable Disabled 0 Read: Disabled		Set	1	Enable
G RW WRITE Write '1' to Enable interrupt for WRITE event See EVENTS_WRITE Set 1 Enable Disabled 0 Read: Disabled		Disabled	0	Read: Disabled
See EVENTS_WRITE Set 1 Enable Disabled 0 Read: Disabled		Enabled	1	Read: Enabled
Set 1 Enable Disabled 0 Read: Disabled	G RW WRITE			Write '1' to Enable interrupt for WRITE event
Disabled 0 Read: Disabled				See EVENTS_WRITE
		Set	1	Enable
Enabled 1 Read: Enabled		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
H RW READ Write '1' to Enable interrupt for READ event	H RW READ			Write '1' to Enable interrupt for READ event
See EVENTS_READ				See EVENTS_READ
Set 1 Enable		Set	1	Enable
Disabled 0 Read: Disabled		Disabled	0	Read: Disabled
Enabled 1 Read: Enabled		Enabled	1	Read: Enabled

34.9.4 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		H G	F E B A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW STOPPED			Write '1' to Disable interrupt for STOPPED event
			See EVENTS_STOPPED
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW ERROR			Write '1' to Disable interrupt for ERROR event
			See EVENTS_ERROR
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
E RW RXSTARTED			Write '1' to Disable interrupt for RXSTARTED event
			See EVENTS_RXSTARTED
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
F RW TXSTARTED			Write '1' to Disable interrupt for TXSTARTED event
			See EVENTS_TXSTARTED
	Clear	1	Disable



Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	н	G F E B A
Reset 0x00000000	0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id RW Field Value	d Value	Description
Disable	d 0	Read: Disabled
Enable	d 1	Read: Enabled
G RW WRITE		Write '1' to Disable interrupt for WRITE event
		See EVENTS_WRITE
Clear	1	Disable
Disable	d 0	Read: Disabled
Enable	1	Read: Enabled
H RW READ		Write '1' to Disable interrupt for READ event
		See EVENTS_READ
Clear	1	Disable
Disable	d 0	Read: Disabled
Enable	d 1	Read: Enabled

34.9.5 ERRORSRC

Address offset: 0x4D0

Error source

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		C B A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW OVERFLOW		RX buffer overflow detected, and prevented
	NotDetected	0 Error did not occur
	Detected	1 Error occurred
B RW DNACK		NACK sent after receiving a data byte
	NotReceived	0 Error did not occur
	Received	1 Error occurred
C RW OVERREAD		TX buffer over-read detected, and prevented
	NotDetected	0 Error did not occur
	Detected	1 Error occurred

34.9.6 MATCH

Address offset: 0x4D4

Status register indicating which address had a match

Bit number		31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A
Reset 0x00000000		0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id RW Field	Value Id	Value	Description
A R MATCH		[01]	Which of the addresses in {ADDRESS} matched the incoming address

34.9.7 ENABLE

Address offset: 0x500

Enable TWIS

Bit	number		31 30 29 28 3	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				АААА
Re	et 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW ENABLE			Enable or disable TWIS
		Disabled	0	Disable TWIS



Id RW Field Value Id Value Description	
Reset 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	АААА
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	7 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

34.9.8 PSEL.SCL

Address offset: 0x508

Pin select for SCL signal

Bit	number		31	30	29 :	28 2	27 2	26 2	25 24	4 2	3 22	21	20	19	18	17	16	15 1	L4 1	3 12	2 11	. 10	9	8	7	6	5	4	3 2	! 1	0
Id			В																									Α	A A	. 4	A A
Res	et OxFFFFFFF		1	1	1	1	1	1 :	1 1	l 1	. 1	1	1	1	1	1	1	1	1 1	L 1	. 1	1	1	1	1	1	1	1	1 1	. 1	1
Id	RW Field	Value Id	Va	lue						D	escr	ipti	on																		
Α	RW PIN		[0.	.31]			F	Pin r	num	ber																					
В	RW CONNECT									Co	onne	ectio	on																		
		Disconnected	1							D	isco	nne	ct																		
		Connected	0							Co	onne	ect																			

34.9.9 PSEL.SDA

Address offset: 0x50C Pin select for SDA signal

Bit	number		31	30 2	29 2	28 2	7 20	6 25	5 24	23	22	21	20	19	18 :	17 :	16	15	14	13	12 :	11 1	0 9	9 8	7	6	5	4	3	2	1 0
Id			В																									Α	Α .	A ,	А А
Res	et 0xFFFFFFF		1	1	1	1 1	L 1	l 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	L 1	L 1	. 1	1	1	1	1	1	1 1
Id	RW Field	Value Id	Va	lue						De	scri	ptic	n																		
Α	RW PIN		[0.	.31]			P	in n	umb	oer																					
В	RW CONNECT									Cor	nne	ctio	n																		
		Disconnected	1							Dis	con	nec	t																		
		Connected	0							Cor	nne	ct																			

34.9.10 RXD.PTR

Address offset: 0x534 RXD Data pointer

Bit	number		31 30 29 28 27 26	6 25 24 23 22 21 20 1	19 18 17 16 1	15 14 13 12 11 1	10 9 8 7 6	5 4 3 2 1 0
Id			AAAAAA	A A A AAAA .	AAAA	A A A A A	A A A A	A A A A A A
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description				
Α	RW PTR		R	XD Data pointer				

34.9.11 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in RXD buffer

Bit n	umber		33	1 3	0 2	9 28	3 27	7 26	25	24	23	22 2	21 2	20 1	9 1	8 1	7 16	5 15	14	13	12 1	1 1	9	8	7	6	5	4	3	2 1	L 0
Id																									Α	Α	Α	Α	Α /	Δ ,	A A
Rese	t 0x00000000		0	C) (0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0 (0 0
Id	RW Field	Value Id	V	alu	e						De	crip	otio	n																	
Α	RW MAXCNT							Ma	axin	nur	ก ทเ	mb	er o	of by	tes	in F	XD	buf	er												

34.9.12 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last RXD transaction



34.9.13 TXD.PTR

Address offset: 0x544
TXD Data pointer

34.9.14 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in TXD buffer

34.9.15 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last TXD transaction

34.9.16 ADDRESS[0]

Address offset: 0x588
TWI slave address 0

A NW ADDRESS

34.9.17 ADDRESS[1]

Address offset: 0x58C TWI slave address 1

lo	i					A A A A A A A
R	eset 0x00000000		0 0 0 0 0	000000000	0 0 0 0 0 0 0 0	
lo	d RW Field	Value Id	Value	Description		

RW ADDRESS TWI slave address



34.9.18 CONFIG

Address offset: 0x594

Configuration register for the address match mechanism

Bit r	umber		31	. 30	29	28	8 27	7 26	5 25	24	1 23	22	21	20	19	18	17	16	15	5 14	13	3 12	2 11	10	9	8	7	6	5	4	3	2	1 0
Id																																	В А
Res	t 0x0000001		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 1
ld	RW Field	Value Id	Va	lue							De	escr	pti	on																			
Α	RW ADDRESS0										En	abl	e or	dis	abl	e a	ddı	ress	ma	atcl	ning	or	ΑC	DR	ESS	[0]							
		Disabled	0								Di	sabl	ed																				
		Enabled	1								En	abl	ed																				
В	RW ADDRESS1										En	abl	e or	dis	abl	e a	ddı	ress	ma	atcl	ning	or	AD	DR	ESS	[1]							
		Disabled	0								Di	sabl	ed																				
		Enabled	1								En	abl	ed																				

34.9.19 ORC

Address offset: 0x5C0

Over-read character. Character sent out in case of an over-read of the transmit buffer.

Bit n	umber		31	. 30	29	28	27 2	26 2	25 2	24 2	23 2	22 2	1 20	0 19	9 18	17	16	15 :	14 1	3 12	11	10	9	8	7	6	5 4	4 3	3 2	1	0
Id																									Α	Α	A A	A A	A	Α	Α
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0 0	0	0	0
Id	RW Field	Value Id	Va	lue	:					ı	Des	crip	tion																		
Α	RW ORC						(Ove	r-re	ead	cha	arac	ter.	Cha	arac	ter	sent	tout	t in c	ase	of a	n o	ver-	rea	dof	fthe					

Over-read character. Character sent out in case of an over-read of the transmit buffer.

34.10 Electrical specification

34.10.1 TWIS slave interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIS}	Bit rates for TWIS ³¹	100		400	kbps
I _{TWIS,100kbps}	Run current for TWIS (Average current to receive and transfer a		45		μΑ
	byte to RAM), 100 kbps				
I _{TWIS,400kbps}	Run current for TWIS (Average current to receive and transfer a		45		μΑ
	byte to RAM), 400 kbps				
I _{TWIS,IDLE}	Idle current for TWIS		1		μΑ
t _{TWIS,START,LP}	Time from PREPARERX/PREPARETX task to ready to receive/		t _{TWIS,STAI}	RT,	μs
	transmit, Low power mode		+		
			t _{START_HF}	IN	
t _{TWIS,START,CL}	Time from PREPARERX/PREPARETX task to ready to receive/		1.5		μs
	transmit, Constant latency mode				

34.10.2 TWIS slave timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIS,SCL,400kbps}	SCL clock frequency, 400 kbps			400	kHz
t _{TWIS,SU_DAT}	Data setup time before positive edge on SCL – all modes	300			ns
t _{TWIS,HD_DAT}	Data hold time after negative edge on SCL – all modes	500			ns
t _{TWIS,HD_STA,100kbps}	TWI slave hold time from for START condition (SDA low to SCL	5200			ns
	low), 100 kbps				
t _{TWIS,HD_STA,400kbps}	TWI slave hold time from for START condition (SDA low to SCL	1300			ns
	low), 400 kbps				

³¹ Higher bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.



Symbol	Description	Min.	Тур.	Max.	Units
t _{TWIS,SU_STO,100kbps}	TWI slave setup time from SCL high to STOP condition, 100 kbps	5200			ns
t _{TWIS,SU_STO,400kbps}	TWI slave setup time from SCL high to STOP condition, 400 kbps	1300			ns
t _{TWIS,BUF,100kbps}	TWI slave bus free time between STOP and START conditions,		4700		ns
	100 kbps				
t _{TWIS,BUF,400kbps}	TWI slave bus free time between STOP and START conditions,		1300		ns
	400 khps				




Figure 92: TWIS timing diagram, 1 byte transaction



35 UARTE — Universal asynchronous receiver/ transmitter with EasyDMA

The Universal asynchronous receiver/transmitter with EasyDMA (UARTE) offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS) support in hardware at a rate up to 1 Mbps, and EasyDMA data transfer from/to RAM.

Listed here are the main features for UARTE:

- Full-duplex operation
- · Automatic hardware flow control
- Parity checking and generation for the 9th data bit
- EasyDMA
- · Up to 1 Mbps baudrate
- Return to IDLE between transactions supported (when using HW flow control)
- · One stop bit
- · Least significant bit (LSB) first




Figure 93: UARTE configuration

The GPIOs used for each UART interface can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.

35.1 Shared resources

The UARTE shares registers and other resources with other peripherals that have the same ID as the UARTE.

Therefore, you must disable all peripherals that have the same ID as the UARTE before the UARTE can be configured and used. Disabling a peripheral that has the same ID as the UARTE will not reset any of the registers that are shared with the UARTE. It is therefore important to configure all relevant UARTE registers explicitly to ensure that it operates correctly.

See the Instantiation table in *Instantiation* on page 24 for details on peripherals and their IDs.

35.2 EasyDMA

The UARTE implements EasyDMA for reading and writing to and from the RAM.

If the TXD.PTR and the RXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.



The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The ENDRX/ENDTX event indicates that EasyDMA has finished accessing respectively the RX/TX buffer in RAM.

35.3 Transmission

The first step of a DMA transmission is storing bytes in the transmit buffer and configuring EasyDMA. This is achieved by writing the initial address pointer to TXD.PTR, and the number of bytes in the RAM buffer to TXD.MAXCNT. The UARTE transmission is started by triggering the STARTTX task.

After each byte has been sent over the TXD line, a TXDRDY event will be generated.

When all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have been transmitted, the UARTE transmission will end automatically and an ENDTX event will be generated.

A UARTE transmission sequence is stopped by triggering the STOPTX task, a TXSTOPPED event will be generated when the UARTE transmitter has stopped.

If the ENDTX event has not already been generated when the UARTE transmitter has come to a stop, the UARTE will generate the ENDTX event explicitly even though all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have not been transmitted.

If flow control is enabled, a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as illustrated in *Figure 94: UARTE transmission* on page 334. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.




Figure 94: UARTE transmission

The UARTE transmitter will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTTX or after it has been stopped via STOPTX and the TXSTOPPED event has been generated. See *POWER* — *Power supply* on page 78 for more information about power modes.

35.4 Reception

The UARTE receiver is started by triggering the STARTRX task. The UARTE receiver is using EasyDMA to store incoming data in an RX buffer in RAM.

The RX buffer is located at the address specified in the RXD.PTR register. The RXD.PTR register is double-buffered and it can be updated and prepared for the next STARTRX task immediately after the RXSTARTED event is generated. The size of the RX buffer is specified in the RXD.MAXCNT register and the UARTE will generate an ENDRX event when it has filled up the RX buffer, see *Figure 95: UARTE reception* on page 335.

For each byte received over the RXD line, an RXDRDY event will be generated. This event is likely to occur before the corresponding data has been transferred to Data RAM.

The RXD.AMOUNT register can be queried following an ENDRX event to see how many new bytes have been transferred to the RX buffer in RAM since the previous ENDRX event.




Figure 95: UARTE reception

The UARTE receiver is stopped by triggering the STOPRX task. An RXTO event is generated when the UARTE has stopped. The UARTE will make sure that an impending ENDRX event will be generated before the RXTO event is generated. This means that the UARTE will guarantee that no ENDRX event will be generated after RXTO, unless the UARTE is restarted or a FLUSHRX command is issued after the RXTO event is generated.

Important: If the ENDRX event has not already been generated when the UARTE receiver has come to a stop, which implies that all pending content in the RX FIFO has been moved to the RX buffer, the UARTE will generate the ENDRX event explicitly even though the RX buffer is not full. In this scenario the ENDRX event will be generated before the RXTO event is generated.

To be able to know how many bytes have actually been received into the RX buffer, the CPU can read the RXD.AMOUNT register following the ENDRX event or the RXTO event.

The UARTE is able to receive up to four bytes after the STOPRX task has been triggered as long as these are sent in succession immediately after the RTS signal is deactivated. This is possible because after the RTS is deactivated the UARTE is able to receive bytes for an extended period equal to the time it takes to send 4 bytes on the configured baud rate.

After the RXTO event is generated the internal RX FIFO may still contain data, and to move this data to RAM the FLUSHRX task must be triggered. To make sure that this data does not overwrite data in the RX buffer, the RX buffer should be emptied or the RXD.PTR should be updated before the FLUSHRX task is triggered.



To make sure that all data in the RX FIFO is moved to the RX buffer, the RXD.MAXCNT register must be set to RXD.MAXCNT > 4, see *Figure 96: UARTE reception with forced stop via STOPRX* on page 336. The UARTE will generate the ENDRX event after completing the FLUSHRX task even if the RX FIFO was empty or if the RX buffer does not get filled up. To be able to know how many bytes have actually been received into the RX buffer in this case, the CPU can read the RXD.AMOUNT register following the ENDRX event.




Figure 96: UARTE reception with forced stop via STOPRX

If HW flow control is enabled the RTS signal will be deactivated when the receiver is stopped via the STOPRX task or when the UARTE is only able to receive four more bytes in its internal RX FIFO.

With flow control disabled, the UARTE will function in the same way as when the flow control is enabled except that the RTS line will not be used. This means that no signal will be generated when the UARTE has reached the point where it is only able to receive four more bytes in its internal RX FIFO. Data received when the internal RX FIFO is filled up, will be lost.

The UARTE receiver will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTRX or after it has been stopped via STOPRX and the RXTO event has been generated. See *POWER* — *Power supply* on page 78 for more information about power modes.

35.5 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

An ERROR event will not stop reception. If the error was a parity error, the received byte will still be transferred into Data RAM, and so will following incoming bytes. If there was a framing error (wrong stop bit), that specific byte will NOT be stored into Data RAM, but following incoming bytes will.

35.6 Using the UARTE without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.

35.7 Parity configuration

When parity is enabled, the parity will be generated automatically from the even parity of TXD and RXD for transmission and reception respectively.

35.8 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.



The STOPTX and STOPRX tasks may not be always needed (the peripheral might already be stopped), but if STOPTX and/or STOPRX is sent, software shall wait until the TXSTOPPED and/or RXTO event is received in response, before disabling the peripheral through the ENABLE register.

35.9 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UARTE are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.RTS, and PSEL.TXD registers respectively.

The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UARTE is enabled, and retained only for the duration the device is in ON mode. PSEL.RXD, PSEL.RTS and PSEL.TXD must only be configured when the UARTE is disabled.

To secure correct signal levels on the pins by the UARTE when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in *Table 80: GPIO configuration before enabling peripheral* on page 337.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

Table 80: GPIO configuration before enabling peripheral

UARTE signal	UARTE pin	Direction	Output value
RXD	As specified in PSEL.RXD	Input	Not applicable
CTS	As specified in PSEL.CTS	Input	Not applicable
RTS	As specified in PSEL.RTS	Output	1
TXD	As specified in PSEL.TXD	Output	1

35.10 Registers

Table 81: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40002000	UARTE	UARTE0	Universal Asynchronous Receiver/	
			Transmitter with EasyDMA	

Table 82: Register Overview

Register	Offset	Description
TASKS_STARTRX	0x000	Start UART receiver
TASKS_STOPRX	0x004	Stop UART receiver
TASKS_STARTTX	0x008	Start UART transmitter
TASKS_STOPTX	0x00C	Stop UART transmitter
TASKS_FLUSHRX	0x02C	Flush RX FIFO into RX buffer
EVENTS_CTS	0x100	CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108	Data received in RXD (but potentially not yet transferred to Data RAM)
EVENTS_ENDRX	0x110	Receive buffer is filled up
EVENTS_TXDRDY	0x11C	Data sent from TXD
EVENTS_ENDTX	0x120	Last TX byte transmitted
EVENTS_ERROR	0x124	Error detected
EVENTS_RXTO	0x144	Receiver timeout
EVENTS_RXSTARTED	0x14C	UART receiver has started
EVENTS_TXSTARTED	0x150	UART transmitter has started
EVENTS_TXSTOPPED	0x158	Transmitter stopped
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt



Register	Offset	Description
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable UART
PSEL.RTS	0x508	Pin select for RTS signal
PSEL.TXD	0x50C	Pin select for TXD signal
PSEL.CTS	0x510	Pin select for CTS signal
PSEL.RXD	0x514	Pin select for RXD signal
BAUDRATE	0x524	Baud rate. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
CONFIG	0x56C	Configuration of parity and hardware flow control

35.10.1 SHORTS

Address offset: 0x200 Shortcut register

Bit r	number		31	1 30	29	28	27	26	25	24	23	22	21 2	20 :	19 1	.8 1	7 1	6 1	15 :	L4 1	3 1	12 1	1 1	.0 9	9 :	8 7	7 6	6 5	5 4	1 3	2	1	0
Id																											[) (2				
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0 (0	0	0 () (0 (0 (0 (0 (0	0	0	0	0
Id	RW Field	Value Id	Va	alue	!						Des	scri	ptio	n																			
С	RW ENDRX_STARTRX										Sho	rtc	ut b	etv	/eer	ı EN	IDR	Хe	vei	nt ai	nd :	STA	RTR	X t	ask								Τ
											See	EV	'ENT	'S_I	ND	RX	and	TA	SK.	S_S	ΓΑΡ	RTR	Υ .										
		Disabled	0								Dis	abl	e sh	orto	ut																		
		Enabled	1								Ena	ble	sho	rtc	ut																		
D	RW ENDRX_STOPRX										Sho	rtc	ut b	etv	/eer	ı EN	IDR	Хe	ver	nt ai	nd :	STO	PR	(ta	sk								
											See	EV	'ENT	S_I	ND	RX	and	TA	SK.	<u>s_s</u> :	ΓΟΙ	PRX											
		Disabled	0								Dis	abl	e sh	orto	ut																		
		Enabled	1								Ena	ble	sho	rtc	ut																		

35.10.2 INTEN

Address offset: 0x300 Enable or disable interrupt

4 3 2 1 0
О СВА
0 0 0 0



Bit	number		31 30	29	28 2	27 2	6 2	5 24	1 2	3 22 :	21 :	20 :	19 1	8 17	7 1	6 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2 :	L O
Id										L		J	1	Н								G	F	Ε			D		C E	3 A
Res	et 0x00000000		0 0	0	0	0 0) (0	(0 0	0	0	0	0 0	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () 0
ld	RW Field	Value Id	Value	:					D	escrip	otio	n																		
		Disabled	0						D	isable	9																			
		Enabled	1						Ε	nable																				
Ε	RW TXDRDY								Ε	nable	or	disa	able	inte	rru	pt fo	or T	XDI	RDY	eve	ent									
									S	ee <i>EV</i>	ENT	TS_	TXD	RDY																
		Disabled	0						D	oisable	9																			
		Enabled	1						Ε	nable																				
F	RW ENDTX								Ε	nable	or	disa	ble	inte	rru	pt fo	or E	ND	TX e	evei	nt									
									S	ee <i>EV</i>	ENT	TS_I	END	TX																
		Disabled	0						D	isable	9																			
		Enabled	1						Ε	nable																				
G	RW ERROR								Ε	nable	or	disa	ble	inte	rru	pt fo	or E	RR	OR 6	eve	nt									
									S	ee <i>EV</i>	ENT	TS_I	ERR	OR																
		Disabled	0						D	isable	9																			
		Enabled	1						Ε	nable																				
Н	RW RXTO								Ε	nable	or	disa	ble	inte	rru	pt fo	or F	XTO) ev	ent	t									
									S	ee <i>EV</i>	EN	TS_I	RXT)																
		Disabled	0						D	oisable	9																			
		Enabled	1						Ε	nable																				
I	RW RXSTARTED								Ε	nable	or	disa	ble	inte	rru	pt fo	or F	XST	TAR [®]	TED	eve	ent								
									S	ee <i>EV</i>	ENT	TS_I	RXS	TART	ED															
		Disabled	0						D	isable	è																			
		Enabled	1						Ε	nable																				
J	RW TXSTARTED								Ε	nable	or	disa	ble	inte	rru	pt fo	or T	XST	AR	ΓED	eve	ent								
									S	ee <i>EV</i>	ENT	rs_	TXS	TAR1	ED															
		Disabled	0						D	oisable	9																			
		Enabled	1						Ε	nable																				
L	RW TXSTOPPED								Ε	nable	or	disa	ble	inte	rru	pt fo	or T	XST	ОР	PEC	ev	ent								
									S	ee <i>EV</i>	ENT	rs_:	TXS	ОРЕ	PED															
		Disabled	0						D	oisable	9																			
		Enabled	1						Ε	nable																				

35.10.3 INTENSET

Address offset: 0x304

Enable interrupt

Bit	number		31	30 29	28	27	26 2	5 2	4 23	3 22 3	21 2	20 1	19 1	8 1	7 16	15	14	13 1	2 11	10	9	8	7	6 5	5 4	3	2	1 0
Id										L		J	l i	H	l						G	F	Ε		D		С	ВА
Res	et 0x00000000		0	0 0	0	0	0 (0	0	0	0 (0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0 (0	0	0	0 0
Id	RW Field	Value Id	Val	ue					De	escrip	ptio	n																
Α	RW CTS								W	rite '	1' to	En	able	e int	erru	ıpt f	or C	TS e	vent									
									Se	e <i>EV</i>	ENT	5 0	CTS															
		Set	1							able		_																
		Disabled	0						Re	ead: [Disal	ble	d															
		Enabled	1						Re	ad: I	Enab	oled	ł															
В	RW NCTS								W	rite '	1' to	En	able	e int	erru	ıpt f	or N	ICTS	evei	nt								
									٥.	e <i>EV</i>	ENIT	·c ^	UCT	c														
												3_1	VC13	,														
		Set	1						En	able	!																	
		Disabled	0						Re	ead: [Disal	ble	d															
		Enabled	1						Re	ead: E	Enab	oled	ı															
С	RW RXDRDY								W	rite '	1' to	En	able	e int	erru	ıpt f	or R	XDF	DY e	ven	t							



	number			31 30	29 :	28 27	26 2	25 24	23 22 21				16 15	14 13	12 1	1 10	9 8	7	6	5	4 3	3 2	1	0
Id	-+ 00000000				_					JI		Н					G F		_		D		В	
	et 0x00000000)	Value Id		0	0 0	0 (0 0	0 0 0		0	0	0 0	0 0	0 () 0	0 0	0	0	0	0 (0	0	0
ld	KW Field		value id	Value					Descript See EVE		VDDI	nν												
			Set	1					Enable	V13_10	NDINE)												
			Disabled	0					Read: Di	sabled														
			Enabled	1					Read: En															
D	RW ENDRX								Write '1'		able i	inter	rupt f	or ENI	DRX e	vent								
									See <i>EVEI</i>															
			Set	1					Enable															
			Disabled	0					Read: Di	sabled														
			Enabled	1					Read: En	abled														
E	RW TXDRD	Υ							Write '1'	to Ena	able i	inter	rupt f	or TXE	RDY	even	t							
									See EVE	NTS_T	KDRE	DΥ												
			Set	1					Enable															
			Disabled	0					Read: Di	sabled														
			Enabled	1					Read: En	abled														
F	RW ENDTX								Write '1'	to Ena	able i	inter	rupt f	or ENI	OTX e	vent								
									See EVE	VTS_EI	VDT)	X												
			Set	1					Enable															
			Disabled	0					Read: Di															
			Enabled	1					Read: En			_												
G	RW ERROR								Write '1'	to Ena	able	inter	rupt f	or ERF	ROR e	vent								
									See EVE	NTS_E	RROF	R												
			Set	1					Enable															
			Disabled	0					Read: Di	sabled														
			Enabled	1					Read: En															
Н	RW RXTO								Write '1'			inter	rupt f	or RX1	O ev	ent								
									See EVE	VTS_R	хто													
			Set	1					Enable															
			Disabled	0					Read: Di															
	RW RXSTAI	RTED	Enabled	1					Read: En Write '1'		able i	inter	rupt f	or RXS	TART	ED e	vent							
			C-1						See EVEI	VIS_R	XSIA	KIE	ט											
			Set Disabled	1					Enable Read: Di	cablod														
			Enabled	1					Read: En															
J	RW TXSTAF	RTED	Lilabieu	•					Write '1'		able i	inter	rupt f	or TXS	TART	ED e	vent							
									See <i>EVEI</i>															
			Set	1					Enable	V 13_17	SIA	IN I L												
			Disabled	0					Read: Di	sabled														
			Enabled	1					Read: En															
L	RW TXSTO	PPED							Write '1'		ble i	inter	rupt f	or TXS	TOPF	ED e	vent							
									See <i>EVEI</i>	NTS_T)	KSTO	PPE	D											
			Set	1					Enable	_														
			Disabled	0					Read: Di	sabled														
			Enabled	1					Read: En	abled														

35.10.4 INTENCLR

Address offset: 0x308 Disable interrupt



Bit	numb	er		31	30 2	29 28	3 27 :	26 2	25 24	22 21 20 19 18 17 16 1	15 14	13 12	11 1	0 9	8	7 6	5 5	4	3 2	1 0
Id										L JI H					F			D		ВА
		0000000				0 0	0	0	0 0	00000000	0 0	0 0	0 (0	0	0 0	0	0	0 0	0 0
ld		Field	Value Id	Va	lue					escription			_							
Α	RW	CTS								rite '1' to Disable interrup	ot for	CIS ev	ent							
										e EVENTS_CTS										
			Clear	1						sable										
			Disabled	0						ead: Disabled										
В	DVA	NCTS	Enabled	1						ead: Enabled	at far	NCTC -								
Ь	NVV	NCIS								rite '1' to Disable interrup	ρι ΙΟΙ	INC 13 E	veni							
										e EVENTS_NCTS										
			Clear	1						sable										
			Disabled	0						ead: Disabled										
С	D\A/	RXDRDY	Enabled	1						ead: Enabled rite '1' to Disable interrup	ot for	DVDDC	V ov	ont						
C	NVV	KADADI								Tite I to Disable litterrup	pt ioi i	NADNL	i ev	211L						
										e EVENTS_RXDRDY										
			Clear	1						sable										
			Disabled	0						ead: Disabled										
D	D\A/	ENDRX	Enabled	1						ead: Enabled rite '1' to Disable interrup	ot for	ENIDDY	. 0.40	n+						
D	KVV	ENDRA								rite 1 to Disable interrup	pt ior	ENDKA	eve	11						
										e EVENTS_ENDRX										
			Clear	1						sable										
			Disabled	0						ead: Disabled										
E	D\A/	TVDDDV	Enabled	1						ead: Enabled	at far	TVDDD	V 0							
_	KVV	TXDRDY								rite '1' to Disable interrup	pt ioi	IXUKU	reve	mu						
										e EVENTS_TXDRDY										
			Clear	1						sable										
			Disabled	0						ead: Disabled										
F	D\A/	ENDTX	Enabled	1						ead: Enabled rite '1' to Disable interrup	nt for	ENIDTY	OVO	nt.						
'	11.00	LINDIX									pt ioi i	LINDIA	evei							
			a.							e EVENTS_ENDTX										
			Clear	1						sable										
			Disabled Enabled	0						ead: Disabled ead: Enabled										
G	RW	ERROR	Lilabieu	1						rite '1' to Disable interrup	nt for	FRROR	evei	nt						
Ū		2									pc.101									
			Class							e <i>EVENTS_ERROR</i> sable										
			Clear Disabled	1 0						sable ead: Disabled										
			Enabled	1						ead: Enabled										
Н	RW	RXTO	Endored	-						rite '1' to Disable interrup	ot for	RXTO 6	event							
			Clear	1						e <i>EVENTS_RXTO</i> sable										
			Disabled	0						ead: Disabled										
			Enabled	1						ead: Enabled										
ı	RW	RXSTARTED								rite '1' to Disable interrup	pt for I	RXSTA	RTED	eve	ent					
										e EVENTS_RXSTARTED										
			Clear	1						sable										
			Disabled	0						ead: Disabled										
			Enabled	1						ead: Enabled										
J	RW	TXSTARTED								rite '1' to Disable interrup	ot for	TXSTA	RTED	eve	nt					
										e EVENTS_TXSTARTED										
			Clear	1						sable										
			Disabled	0						ead: Disabled										
			Enabled	1						ead: Enabled										
L	RW	TXSTOPPED								rite '1' to Disable interrup	ot for	TXSTO	PPEC	eve	nt					



Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		L JIH GFE D CBA
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
		See EVENTS_TXSTOPPED
Clear	1	Disable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

35.10.5 ERRORSRC

Address offset: 0x480

Error source

Bit number		31 3	0 29	28	27 :	26 2	:5 24	1 23	3 22	2 21 2	20 19	9 18	17	16	15 1	4 13	12	11 1	09	8	7	6	5 .		2	1 (
Id																										В
Reset 0x00000000		_	0 0	0	0	0 (0 0				0 0	0	0	0	0 (0	0	0 (0 (0	0	0	0	0 0	0	0
	alue Id	Valu	ie							riptio																
A RW OVERRUN								O۱	verr	run e	rror															
								Α	star	rt bit	is rec	eive	ed w	hile	the	prev	/ious	dat	a sti	I lies	in	RXD.				
								(P	revi	ious	data	is lo	st.)													
No	otPresent	0						Re	ead:	: erro	r not	pre	sen	t												
Pr	resent	1						Re	ead:	: erro	r pre	sen	t													
B RW PARITY								Pa	arity	y erro	r															
								Α	cha	racte	r wit	h ba	ad pa	arity	/ is r	eceiv	ed,	f HV	/ pa	rity (ched	k is				
								er	nabl	led.			·						·	·						
No	otPresent	0						Re	ead:	: erro	r not	pre	sen	t												
Pr	resent	1						Re	ead:	: erro	r pre	sen	t													
C RW FRAMING								Fr	ami	ing e	rror c	occu	rrec													
								Δ.	vali	id sto	n hit	is n	ot de	eter	ted	on tl	ne se	rial	data	inn	ıt a	fter	all			
										n a ch																
No	otPresent	0								: erro																
Pr	resent	1								: erro																
D RW BREAK										con(•															
								TL		orial	data	inn		יחי.	fa. 1		v +b-	+h	م ا م	th	of.		٠.			
										erial										•						
										e. (Th					gtn	5 10	DITS	with	out	pari	ιy D	ıt, ai	ıa			
	-+D+	•								ts wit																
		0								: erro																
Pr	resent	1						Re	ead:	: erro	r pre	sen	t													

35.10.6 ENABLE

Address offset: 0x500

Enable UART

Bit number		31 30 29 28	7 26 25 24 23 22 21 20 19 18 17	7 16 15 14 13	12 11 10 9 8	7 6 5 4 3 2 1 0
Id						A A A A
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description			
A RW ENABLE			Enable or disable UARTE			
	Disabled	0	Disable UARTE			
	Enabled	8	Enable UARTE			

35.10.7 PSEL.RTS

Address offset: 0x508

Pin select for RTS signal



Bit	number		31 30	29	28	3 27	26	25	24	23 2	22 2	1 20	19	18	17 1	.6 1	5 14	13	12 1	1 10	9	8	7	6	5	4	3 2	1	0
Id			В																							Α .	А А	Α	Α
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	1 1	l 1	1	1	1	1 1	1	1	1	1 1	1	1	1	1	1	1	1 1	1	1
ld	RW Field	Value Id	Value	•						Des	crip	tion																	
Α	RW PIN		[031	.]			Pin	nuı	mb	er																			_
В	RW CONNECT									Con	nect	tion																	
		Disconnected	1							Disc	onn	ect																	
		Connected	0							Con	nect	t																	

35.10.8 PSEL.TXD

Address offset: 0x50C Pin select for TXD signal

Bit	number		31	30 2	29 2	8 27	7 26	25	24	23	22	21 :	20	19 :	18 1	7 1	6 1	5 14	13	12	11	10	9	8 7	6	5	4	3	2	1 0
Id			В																								Α	Α .	A A	А А
Res	et OxFFFFFFF		1	1	1 :	1 1	1	1	1	1	1	1	1	1	1 :	1 1	l 1	. 1	1	1	1	1	1	1 1	1	1	1	1	1 :	1 1
Id	RW Field	Value Id	Val	lue						Des	scri	ptio	n																	
Α	RW PIN		[0	31]			Piı	n nu	ımb	er																				
В	RW CONNECT									Cor	nne	ctio	n																	
		Disconnected	1							Dis	con	nec	t																	
		Connected	0							Cor	nne	ct																		

35.10.9 PSEL.CTS

Address offset: 0x510

Pin select for CTS signal

number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		В	ААААА
et 0xFFFFFFF		1 1 1 1 1 1 1	$1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \;$
RW Field	Value Id	Value	Description
RW PIN		[031]	Pin number
RW CONNECT			Connection
	Disconnected	1	Disconnect
	Connected	0	Connect
	RW PIN	set 0xFFFFFFF RW Field Value Id RW PIN RW CONNECT Disconnected	B

35.10.10 PSEL.RXD

Address offset: 0x514

Pin select for RXD signal

mber		31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		В	A A A A
0xFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
RW Field	Value Id	Value	Description
RW PIN		[031]	Pin number
RW CONNECT			Connection
	Disconnected	1	Disconnect
	Connected	0	Connect
3	DxFFFFFFF W Field W PIN	DxFFFFFFFF W Field Value Id W PIN W CONNECT Disconnected	B

35.10.11 BAUDRATE

Address offset: 0x524

Baud rate. Accuracy depends on the HFCLK source selected.



Bit number		31 30 29 28	8 27 2	6 25 2	4 23 2	2 21 20	19 1	8 17	7 16	15	14 1	3 12	11 1	0 9	8	7	6 !	5 4	3	2 1	. 0
Id		AAAA	4 A A	4 A A	4 A	ААА	A A	4 А	. A	Α	A A	A A	A A	4 A	Α	A	A A	4 A	Α.	A A	A A
Reset 0x04000000		0 0 0 0	0 0 1	. 0 0	0 0	000	0 (0 0	0	0	0 (0	0 (0 0	0	0	0 (0 0	0	0 0	0
Id RW Field	Value Id	Value			Desc	ription															
A RW BAUDRATE					Baud	d rate															
	Baud1200	0x0004F000	0		1200) baud (actua	l rate	e: 12	205)											
	Baud2400	0x0009D00	00		2400) baud (actua	l rate	e: 23	396)											
	Baud4800	0x0013B00	00		4800) baud (actua	l rate	e: 48	308)											
	Baud9600	0x00275000	0		9600) baud (actua	l rate	e: 95	598)											
	Baud14400	0x003AF000	00		1440	00 baud	(actu	al ra	te: 1	1440	1)										
	Baud19200	0x004EA00	00		1920	00 baud	(actu	al ra	te: 1	1920	8)										
	Baud28800	0x0075C00	00		2880	00 baud	(actu	al ra	te: 2	2877	7)										
	Baud38400	0x009D000	00		3840	00 baud	(actu	al ra	te: 3	3836	9)										
	Baud57600	0x00EB0000	00		5760	00 baud	(actu	al ra	te: 5	5755	(4)										
	Baud76800	0x013A900	00		7680	00 baud	(actu	al ra	te: 7	7692	(3)										
	Baud115200	0x01D6000	00		1152	200 bau	d (act	ual r	ate:	115	108))									
	Baud230400	0x03B0000	00		2304	100 bau	d (act	ual r	ate:	231	.884)	1									
	Baud250000	0x0400000	0		2500	000 bau	d														
	Baud460800	0x0740000	0		4608	300 bau	d (act	ual r	ate:	457	143)	1									
	Baud921600	0x0F000000	0		9216	600 bau	d (act	ual r	ate:	941	176)	1									
	Baud1M	0x10000000	0		1Me	ga bauc	i														

35.10.12 RXD.PTR

Address offset: 0x534

Data pointer

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value Description
A RW PTR		Data pointer

35.10.13 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11 10 9 8	3 7 6 5 4 3 2 1 0									
Id					A A A A A A A									
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0									
Id RW Field	Value Id	Value	Description											
A RW MAXCNT		Maximum number of bytes in receive buffer												

35.10.14 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id					A A A A A A A
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A R AMOUNT			Number of bytes transferred	in the last transaction	

35.10.15 TXD.PTR

Address offset: 0x544

Data pointer



Bit	number		31	30	29	28	27	26	25	24	4 2	3 2	22 :	21 2	0 1	9 1	.8	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
Id			A	A	Α	Α	Α	Α	Α	Δ	٨	Α	A	ΑА	1	Δ Α	Д	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Δ ,	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0)	0	0	0 0	() (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
Id	RW Field	Value Id	Va	lue							D	esc	crip	otio	1																			
Λ	Id RW Field Value Id Value Description A RW PTR Data pointer																																	

35.10.16 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10 9 8	3 7 6 5 4 3 2 1 0
Id					A A A A A A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description		
A PIM MAYONT			Maximum number of butes in	transmit huffer	

35.10.17 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 :	17 16 15 14 13 12 11 10 9 8	3 7 6 5 4 3 2 1 0
Id					A A A A A A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A R AMOUNT			Number of bytes transferred i	n the last transaction	

35.10.18 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control

Bit	number		31	30	29	28	27	26	25 2	24 2	3 2	2 21	1 20	19	18	17	16	15	14	13	12 1	1 10	9	8	7	6	5	4	3 2	1	0
Id																													ВВ	В	А
Res	et 0x00000000		0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Va	lue						C	esc	ript	ion																		
Α	RW HWFC									H	lard	war	e fl	ow	con	trol															
		Disabled	0								isal	oled	l																		
		Enabled	1							Е	nab	led																			
В	RW PARITY									P	arit	У																			
		Excluded	0x	0						Е	xclu	de	pari	ty b	oit																
		Included	0x	7						I	nclu	de p	oarii	ty b	it																

35.11 Electrical specification

35.11.1 UARTE electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
f _{UARTE}	Baud rate for UARTE ³² .			1000	kbps
I _{UARTE1M}	Run current at max baud rate.		55		μΑ
I _{UARTE115k}	Run current at 115200 bps.		55		μΑ
I _{UARTE1k2}	Run current at 1200 bps.		55		μΑ
I _{UARTE,IDLE}	Idle current for UARTE (STARTed, no XXX activity)		1		μΑ
t _{UARTE,CTSH}	CTS high time	1			μs

³² Higher baud rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.



Symbol	Description	Min.	Тур.	Max.	Units
t _{UARTE,START,LP}	Time from STARTRX/STARTTX task to transmission started, low		t _{UARTE,ST}	A _R	μs
	power mode		+		
			t _{START_HF}	IN	
t _{UARTE,START,CL}	Time from STARTRX/STARTTX task to transmission started,		1		μs
	constant latency mode				



36 QDEC — Quadrature decoder

The Quadrature decoder (QDEC) provides buffered decoding of quadrature-encoded sensor signals. It is suitable for mechanical and optical sensors.

The sample period and accumulation are configurable to match application requirements. The QDEC provides the following:

- Decoding of digital waveform from off-chip quadrature encoder.
- Sample accumulation eliminating hard real-time requirements to be enforced on application.
- Optional input de-bounce filters.
- Optional LED output signal for optical encoders.




Figure 97: Quadrature decoder configuration

36.1 Sampling and decoding

The QDEC decodes the output from an incremental motion encoder by sampling the QDEC phase input pins (A and B).

The off-chip quadrature encoder is an incremental motion encoder outputting two waveforms, phase A and phase B. The two output waveforms are always 90 degrees out of phase, meaning that one always changes level before the other. The direction of movement is indicated by which of these two waveforms that changes level first. Invalid transitions may occur, that is when the two waveforms switch simultaneously. This may occur if the wheel rotates too fast relative to the sample rate set for the decoder.



The QDEC decodes the output from the off-chip encoder by sampling the QDEC phase input pins (A and B) at a fixed rate as specified in the SAMPLEPER register.

If the SAMPLEPER value needs to be changed, the QDEC shall be stopped using the STOP task. SAMPLEPER can be then changed upon receiving the STOPPED event, and QDEC can be restarted using the START task. Failing to do so may result in unpredictable behaviour.

It is good practice to change other registers (LEDPOL, REPORTPER, DBFEN and LEDPRE) only when the QDEC is stopped.

When started, the decoder continuously samples the two input waveforms and decodes these by comparing the current sample pair (n) with the previous sample pair (n-1).

The decoding of the sample pairs is described in the table below.

Table 83: Sampled value encoding

Previous sample - 1)	ous e pair(n	Curre	les pair(n)	SAMPLE register	ACC operation	ACCDBL operation	Description
Α	В	Α	В				
0	0	0	0	0	No change	No change	No movement
0	0	0	1	1	Increment	No change	Movement in positive direction
0	0	1	0	-1	Decrement	No change	Movement in negative direction
0	0	1	1	2	No change	Increment	Error: Double transition
0	1	0	0	-1	Decrement	No change	Movement in negative direction
0	1	0	1	0	No change	No change	No movement
0	1	1	0	2	No change	Increment	Error: Double transition
0	1	1	1	1	Increment	No change	Movement in positive direction
1	0	0	0	1	Increment	No change	Movement in positive direction
1	0	0	1	2	No change	Increment	Error: Double transition
1	0	1	0	0	No change	No change	No movement
1	0	1	1	-1	Decrement	No change	Movement in negative direction
1	1	0	0	2	No change	Increment	Error: Double transition
1	1	0	1	-1	Decrement	No change	Movement in negative direction
1	1	1	0	1	Increment	No change	Movement in positive direction
1	1	1	1	0	No change	No change	No movement

36.2 LED output

The LED output follows the sample period, and the LED is switched on a given period before sampling and switched off immediately after the inputs are sampled. The period the LED is switched on before sampling is given in the LEDPRE register.

The LED output pin polarity is specified in the LEDPOL register.

For using off-chip mechanical encoders not requiring a LED, the LED output can be disabled by writing value 'Disconnected' to the CONNECT field of the PSEL.LED register. In this case the QDEC will not acquire access to a LED output pin and the pin can be used for other purposes by the CPU.

36.3 Debounce filters

Each of the two-phase inputs have digital debounce filters.

When enabled through the DBFEN register, the filter inputs are sampled at a fixed 1 MHz frequency during the entire sample period (which is specified in the SAMPLEPER register), and the filters require all of the samples within this sample period to equal before the input signal is accepted and transferred to the output of the filter.

As a result, only input signal with a steady state longer than twice the period specified in SAMPLEPER are guaranteed to pass through the filter, and any signal with a steady state shorter than SAMPLEPER will always be suppressed by the filter. (This is assumed that the frequency during the debounce period never exceeds 500 kHz (as required by the Nyquist theorem when using a 1 MHz sample frequency).

The LED will always be ON when the debounce filters are enabled, as the inputs in this case will be sampled continuously.



Note that when when the debounce filters are enabled, displacements reported by the QDEC peripheral are delayed by one SAMPLEPER period.

36.4 Accumulators

The quadrature decoder contains two accumulator registers, ACC and ACCDBL, that accumulate respectively valid motion sample values and the number of detected invalid samples (double transitions).

The ACC register will accumulate all valid values (1/-1) written to the SAMPLE register. This can be useful for preventing hard real-time requirements from being enforced on the application. When using the ACC register the application does not need to read every single sample from the SAMPLE register, but can instead fetch the ACC register whenever it fits the application. The ACC register will always hold the relative movement of the external mechanical device since the previous clearing of the ACC register. Sample values indicating a double transition (2) will not be accumulated in the ACC register.

An ACCOF event will be generated if the ACC receives a SAMPLE value that would cause the register to overflow or underflow. Any SAMPLE value that would cause an ACC overflow or underflow will be discarded, but any samples not causing the ACC to overflow or underflow will still be accepted.

The accumulator ACCDBL accumulates the number of detected double transitions since the previous clearing of the ACCDBL register.

The ACC and ACCDBL registers can be cleared by the READCLRACC and subsequently read using the ACCREAD and ACCDBLREAD registers.

The ACC register can be separately cleared by the RDCLRACC and subsequently read using the ACCREAD registers.

The ACCDBL register can be separately cleared by the RDCLRDBL and subsequently read using the ACCDBLREAD registers.

The REPORTPER register allows automating the capture of several samples before it can send out a REPORTRDY event in case a non-null displacement has been captured and accumulated, and a DBLRDY event in case one or more double-displacements have been captured and accumulated. The REPORTPER field in this register selects after how many samples the accumulators contents are evaluated to send (or not) REPORTRDY and DBLRDY events.

Using the RDCLRACC task (manually sent upon receiving the event, or using the DBLRDY_RDCLRACC shortcut), ACCREAD can then be read.

In case at least one double transition has been captured and accumulated, a DBLRDY event is sent. Using the RDCLRDBL task (manually sent upon receiving the event, or using the DBLRDY_RDCLRDBL shortcut), ACCDBLREAD can then be read.

36.5 Output/input pins

The QDEC uses a three-pin interface to the off-chip quadrature encoder.

These pins will be acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers to be used for the QDEC are selected using the PSEL.n registers.

36.6 Pin configuration

The Phase A, Phase B, and LED signals are mapped to physical pins according to the configuration specified in the PSEL.A, PSEL.B, and PSEL.LED registers respectively.

If the CONNECT field value 'Disconnected' is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSEL.A, PSEL.B, and PSEL.LED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in



ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in *Table 84: GPIO configuration before enabling peripheral* on page 350 before enabling the QDEC. This configuration must be retained in the GPIO for the selected IOs as long as the QDEC is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

Table 84: GPIO configuration before enabling peripheral

QDEC signal	QDEC pin	Direction	Output value	Comment	
Phase A	As specified in PSEL.A	Input	Not applicable		
Phase B	As specified in PSEL.B	Input	Not applicable		
LED	As specified in PSEL.LED	Input	Not applicable		

36.7 Registers

Table 85: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40012000	QDEC	QDEC	Quadrature decoder	

Table 86: Register Overview

Register	Offset	Description
TASKS_START	0x000	Task starting the quadrature decoder
TASKS_STOP	0x004	Task stopping the quadrature decoder
TASKS_READCLRACC	0x008	Read and clear ACC and ACCDBL
TASKS_RDCLRACC	0x00C	Read and clear ACC
TASKS_RDCLRDBL	0x010	Read and clear ACCDBL
EVENTS_SAMPLERDY	0x100	Event being generated for every new sample value written to the SAMPLE register
EVENTS_REPORTRDY	0x104	Non-null report ready
EVENTS_ACCOF	0x108	ACC or ACCDBL register overflow
EVENTS_DBLRDY	0x10C	Double displacement(s) detected
EVENTS_STOPPED	0x110	QDEC has been stopped
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable the quadrature decoder
LEDPOL	0x504	LED output pin polarity
SAMPLEPER	0x508	Sample period
SAMPLE	0x50C	Motion sample value
REPORTPER	0x510	Number of samples to be taken before REPORTRDY and DBLRDY events can be generated
ACC	0x514	Register accumulating the valid transitions
ACCREAD	0x518	Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task
PSEL.LED	0x51C	Pin select for LED signal
PSEL.A	0x520	Pin select for A signal
PSEL.B	0x524	Pin select for B signal
DBFEN	0x528	Enable input debounce filters
LEDPRE	0x540	Time period the LED is switched ON prior to sampling
ACCDBL	0x544	Register accumulating the number of detected double transitions
ACCDBLREAD	0x548	Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task

36.7.1 SHORTS

Address offset: 0x200 Shortcut register



Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW REPORTRDY_READCLRACG			Shortcut between REPORTRDY event and READCLRACC task
				See EVENTS_REPORTRDY and TASKS_READCLRACC
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW SAMPLERDY_STOP			Shortcut between SAMPLERDY event and STOP task
				See EVENTS_SAMPLERDY and TASKS_STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
С	RW REPORTRDY_RDCLRACC			Shortcut between REPORTRDY event and RDCLRACC task
				See EVENTS_REPORTRDY and TASKS_RDCLRACC
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
D	RW REPORTRDY_STOP			Shortcut between REPORTRDY event and STOP task
				See EVENTS_REPORTRDY and TASKS_STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Е	RW DBLRDY_RDCLRDBL			Shortcut between DBLRDY event and RDCLRDBL task
				See EVENTS_DBLRDY and TASKS_RDCLRDBL
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
F	RW DBLRDY_STOP			Shortcut between DBLRDY event and STOP task
				See EVENTS_DBLRDY and TASKS_STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
G	RW SAMPLERDY_READCLRAC	С		Shortcut between SAMPLERDY event and READCLRACC task
				See EVENTS_SAMPLERDY and TASKS_READCLRACC
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

36.7.2 INTENSET

Address offset: 0x304 Enable interrupt

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			ЕОСВА
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW SAMPLERDY			Write '1' to Enable interrupt for SAMPLERDY event
			See EVENTS_SAMPLERDY
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW REPORTRDY			Write '1' to Enable interrupt for REPORTRDY event
			See EVENTS_REPORTRDY
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW ACCOF			Write '1' to Enable interrupt for ACCOF event
			See EVENTS_ACCOF
	Set	1	Enable



Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW DBLRDY			Write '1' to Enable interrupt for DBLRDY event
				See EVENTS_DBLRDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW STOPPED			Write '1' to Enable interrupt for STOPPED event
				See EVENTS_STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

36.7.3 INTENCLR

Address offset: 0x308 Disable interrupt

Bit r	number			31 30	29	28 27	7 26	25 2	24 23	3 22	21	20	19	18	17	16	15	14	13 :	12 1	1 10	9	8	7	6	5 .	4 3	2	1
Id																											E D	С	В
Res	et 0x00	000000		0 0	0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0
ld	RW F	ield	Value Id	Value					De	escr	iptic	on																	
Α	RW :	SAMPLERDY							W	rite	'1' t	o D	isak	ole	inte	rru	pt f	for :	SAN	IPLE	RDY	eve	ent						
									Se	ee <i>E</i>	VEN [°]	TS_	SAN	ИΡΙ	ERI	DΥ													
			Clear	1					Di	sab	le																		
			Disabled	0					Re	ead:	Disa	able	ed																
			Enabled	1					Re	ead:	Ena	ble	d																
В	RW	REPORTRDY							W	rite	'1' t	o D	isak	ole	inte	rru	pt f	for I	REP	ORT	RDY	eve	ent						
									Se	ee <i>E</i>	VEN [°]	TS_	REP	OR	TRL	ΟY													
			Clear	1					Di	sab	le																		
			Disabled	0					Re	ead:	Disa	able	ed																
			Enabled	1					Re	ead:	Ena	ble	d																
С	RW .	ACCOF							W	rite	'1' t	:o D	isat	ole	inte	rru	pt 1	for	ACC	OF	even	t							
									Se	ee <i>E</i>	VEN ⁻	TS_	ACC	COF															
			Clear	1					Di	sab	le																		
			Disabled	0					Re	ead:	Disa	able	ed																
			Enabled	1					Re	ead:	Ena	ble	d																
D	RW	DBLRDY							W	rite	'1' t	:o D	isat	ole	inte	rru	pt 1	for I	DBL	RDY	eve '	nt							
									Se	ee <i>E</i>	VEN ⁻	TS_	DBL	RD	Υ														
			Clear	1					Di	sab	le																		
			Disabled	0					Re	ead:	Disa	able	ed																
			Enabled	1					Re	ead:	Ena	ble	d																
Ε	RW	STOPPED							W	rite	'1' t	o D	isab	ole	inte	rru	pt 1	for !	STO	PPE	D ev	ent							
									Se	ee <i>E</i>	VEN	TS_	STC	PP	ED														
			Clear	1					Di	sab	le																		
			Disabled	0					Re	ead:	Disa	able	ed																
			Enabled	1					Re	ead:	: Ena	ble	d																

36.7.4 ENABLE

Address offset: 0x500

Enable the quadrature decoder



Bit number		31 30 29	28 27 26 25 24	23 22 21 20	19 18	17 1	6 15	14 13	12 11	10	9 8	3 7	6	5	4 3	2	1 0
Id																	Α
Reset 0x00000000		0 0 0	0 0 0 0 0	0 0 0 0	0 0	0 0	0	0 0	0 0	0	0 (0	0	0	0 0	0	0 0
Id RW Field	Value Id	Value		Description													
A RW ENABLE			Enable o	r disable the	quadra	ture d	lecod	er									
				When enabl	ed the	decod	der pi	ns wi	ll be ac	tive.	Wh	en d	lisab	led			
				the quadrat	ure dec	oder	pins	are no	t activ	e an	d ca	n be	use	d as	;		
				GPIO .													
	Disabled	0	Disable														
	Enabled	1	Enable														

36.7.5 LEDPOL

Address offset: 0x504 LED output pin polarity

Bit	number		31 30	29	28	27	26	25	24	23 :	22 2	21 2	0 1	9 1	8 17	' 16	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1 0
Id																														Α
Res	et 0x00000000		0 0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Value	е						Des	crip	otio	n																	
Α	RW LEDPOL									LED	ou ⁻	tput	t pir	n po	larit	у														
		ActiveLow	0							Led	act	ive	on c	outp	ut p	oin l	ow													
		ActiveHigh	1							Led	act	ive	on c	outp	ut p	oin l	high	ı												

36.7.6 SAMPLEPER

Address offset: 0x508

Sample period

Bit	number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				АААА
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW SAMPLEPER			Sample period. The SAMPLE register will be updated for every
				new sample
		128us	0	128 us
		256us	1	256 us
		512us	2	512 us
		1024us	3	1024 us
		2048us	4	2048 us
		4096us	5	4096 us
		8192us	6	8192 us
		16384us	7	16384 us
		32ms	8	32768 us
		65ms	9	65536 us
		131ms	10	131072 us

36.7.7 SAMPLE

Address offset: 0x50C Motion sample value

Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17	7 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	АА А А	A A A A AAAA A A	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0	0 0 0 0 0000 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description	
A R SAMPLE	[-12]	Last motion sample	




Bit number	31 30 29 28	3 27 26 25 24 23 22 21 20 1	19 18 17 16 15 14 13 1	12 11 10 9 8 7	6 5 4 3 2 1 0
Id	AA A A	A A A A AAAA A	A A A A A A A	A A A A A	A A A A A A
Reset 0x00000000	0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0
ld RW Field Value Id	Value	Description			

The value is a 2's complement value, and the sign gives the direction of the motion. The value '2' indicates a double transition.

36.7.8 REPORTPER

Address offset: 0x510

Number of samples to be taken before REPORTRDY and DBLRDY events can be generated



36.7.9 ACC

Address offset: 0x514

Register accumulating the valid transitions

Bit number Id Reset 0x00000000		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
ld RW Field	Value Id	Value Description
A R ACC		[-10241023] Register accumulating all valid samples (not double transition) read from the SAMPLE register Double transitions (SAMPLE = 2) will not be accumulated in this register. The value is a 32 bit 2's complement value. If a sample that would cause this register to overflow or underflow is received, the sample will be ignored and an overflow event (ACCOF) will be generated. The ACC register is cleared by triggering the READCLRACC or the RDCLRACC task.

36.7.10 ACCREAD

Address offset: 0x518

Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task



Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field Value Id	Value Description
A R ACCREAD	[-10241023] Snapshot of the ACC register.

The ACCREAD register is updated when the READCLRACC or RDCLRACC task is triggered

36.7.11 PSEL.LED

Address offset: 0x51C Pin select for LED signal

Bit	number		31	30 2	9 2	28 2	7 26	5 25	24	23	22 2	21 20	0 19	18	17	16 1	5 14	13	12	11 1	0 9	8	7	6	5	4	3 2	1	0
Id			В																							Α	А А	Α	Α
Res	et OxFFFFFFF		1	1 1	L :	1 1	. 1	. 1	1	1	1	1 1	l 1	1	1	1 :	1 1	1	1	1 1	. 1	1	1	1	1	1	1 1	1	1
Id	RW Field	Value Id	Val	ue						De	scrip	tior	1																
Α	RW PIN		[0	31]			Pi	in nı	umb	er																			
В	RW CONNECT									Cor	nnec	tion																	
		Disconnected	1							Dis	conr	nect																	
		Connected	0							Cor	nnec	t																	

36.7.12 PSEL.A

Address offset: 0x520 Pin select for A signal

Bit	number		31	30 2	9 2	8 27	7 26	5 25	24	23	22	21 :	20	19 1	l8 1	7 16	5 15	14	13 :	12 1	1 10	9	8	7	6	5	4	3 2	1	0
Id			В																								A A	4 А	Α	Α
Res	et OxFFFFFFF		1	1	1 1	l 1	1	1	1	1	1	1	1	1	1 1	l 1	1	1	1	1 :	. 1	1	1	1	1	1	1 :	1 1	1	1
ld	RW Field	Value Id	Val	lue						De	scri	ptio	n																	
Α	RW PIN		[0	31]			Pir	n nu	umb	er																				
В	RW CONNECT									Cor	nne	ctio	n																	
		Disconnected	1							Dis	con	nec	t																	
		Connected	0							Cor	nne	ct																		

36.7.13 PSEL.B

Address offset: 0x524 Pin select for B signal

Bit	number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	ААААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	$1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \;$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

36.7.14 DBFEN

Address offset: 0x528

Enable input debounce filters



Bit	number		31 30	29	28	27	26	25	24	23	22	21 2	20 1	9 1	.8 1	7 1	6 15	14	13	12	11 1	.0 9	9 8	3 7	7 6	5 5	5 4	3	2	1	0
Id																															Α
Res	et 0x00000000		0 0	0	0	0	0	0	0	0	0	0	0 (0 (0 0) (0	0	0	0	0	0 (0 () (0	0	0	0	0	0	0
Id	RW Field	Value Id	Value	е						De	scrip	otio	n																		
Α	RW DBFEN									En	able	e inp	out o	deb	oun	ce t	ilte	rs													
		Disabled	0							De	bou	ınce	inp	ut 1	filte	rs d	isab	led													
		Enabled	1							De	bou	ınce	inp	ut 1	filte	rs e	nab	led													

36.7.15 LEDPRE

Address offset: 0x540

Time period the LED is switched ON prior to sampling

Bit	number		31	30	29 2	8 27	7 26	25 :	24 2	23 2	22 21	20	19	18 :	17 1	6 1	5 14	13	12	11 1	9	8	7	6	5 4	1 3	2	1	O
Id																						Α	Α	Α	A A	A A	Α	Α	Δ
Res	et 0x00000010		0	0	0	0 0	0	0	0	0	0 0	0	0	0	0 (0	0	0	0	0 (0	0	0	0	0 :	١ ٥	0	0	D
Id	RW Field	Value Id	Va	lue					ı	Des	cript	ion																	
Α	RW LEDPRE		[1	511]		Per	riod	in ເ	ıs th	ne LE	D is	swi	che	d or	n pri	or t	o sa	mpli	ng									

36.7.16 ACCDBL

Address offset: 0x544

Register accumulating the number of detected double transitions

Bit number Id Reset 0x00000000		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A
ld RW Field	Value Id	Value Description
A R ACCDBL		[015] Register accumulating the number of detected double or illegal transitions. (SAMPLE = 2). When this register has reached its maximum value the accumulation of double / illegal transitions will stop. An overflow event (ACCOF) will be generated if any double or illegal transitions are detected after the maximum value was reached. This field is cleared by triggering the READCLRACC or RDCLRDBL task.

36.7.17 ACCDBLREAD

Address offset: 0x548

Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task

Bit	number		31 30 29 28 2	7 26 25 24 23 22 21	20 19 18 17	' 16 15 1	4 13 12	11 10	9 8	7	6	5	4 3	3 2	1	C
Id													A	A	Α ,	4
Res	et 0x00000000		0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0	0 0	0 0	0 0	0	0	0	0 0	0 (0	0
Id	RW Field	Value Id	Value	Description	on											
Id A	RW Field R ACCDBLREAD	Value Id	Value [015]	Description Snapshot of the ACC		r. This fie	ld is upd	ated w	hen t	he						

36.8 Electrical specification

36.8.1 QDEC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
I _{QDEC}	Run current		5		μΑ
t _{SAMPLE}	Time between sampling signals from quadrature decoder	128		131072	μs
t _{LED}	Time from LED is turned on to signals are sampled	0		511	μs



37 SAADC — Successive approximation analog-todigital converter

The ADC is a differential successive approximation register (SAR) analog-to-digital converter.

Listed here are the main features of SAADC:

- 8/10/12-bit resolution, 14-bit resolution with oversampling
- Up to eight input channels
 - · One channel per single-ended input and two channels per differential input
 - Scan mode can be configured with both single-ended channels and differential channels.
- Full scale input range (0 to VDD)
- Sampling triggered via a task from software or a PPI channel for full flexibility on sample frequency source from low power 32.768kHz RTC or more accurate 1/16MHz Timers
- · One-shot conversion mode to sample a single channel
- Scan mode to sample a series of channels in sequence. Sample delay between channels is t_{ack} + t_{conv} which may vary between channels according to user configuration of t_{ack}.
- Support for direct sample transfer to RAM using EasyDMA
- · Interrupts on single sample and full buffer events
- · Samples stored as 16-bit 2's complement values for differential and single-ended sampling
- · Continuous sampling without the need of an external timer
- · Internal resistor string
- · Limit checking on the fly

37.1 Shared resources

The ADC can coexist with COMP, LPCOMP and other peripherals using one of AIN0-AIN7, provided these are assigned to different pins.

It is not recommended to select the same analog input pin for both modules.

37.2 Overview

The ADC supports up to eight external analog input channels, depending on package variant. It can be operated in a one-shot mode with sampling under software control, or a continuous conversion mode with a programmable sampling rate.

The analog inputs can be configured as eight single-ended inputs, four differential inputs or a combination of these. Each channel can be configured to select AINO to AINO pins, or the VDD pin. Channels can be sampled individually in one-shot or continuous sampling modes, or, using scan mode, multiple channels can be sampled in sequence. Channels can also be oversampled to improve noise performance.






Figure 98: Simplified ADC block diagram

Internally, the ADC is always a differential analog-to-digital converter, but by default it is configured with single-ended input in the MODE field of the CH[n].CONFIG register. In single-ended mode, the negative input will be shorted to ground internally.

The assumption in single-ended mode is that the internal ground of the ADC is the same as the external ground that the measured voltage is referred to. The ADC is thus sensitive to ground bounce on the PCB in single-ended mode. If this is a concern we recommend using differential measurement.

37.3 Digital output

The output result of the ADC depends on the settings in the CH[n].CONFIG and RESOLUTION registers as follows:

```
RESULT = [V(P) - V(N)] * GAIN/REFERENCE * 2 (RESOLUTION - m)
```

where

V(P)

is the voltage at input P

V(N)

is the voltage at input N

GAIN

is the selected gain setting

REFERENCE

is the selected reference voltage

and m=0 if CONFIG.MODE=SE, or m=1 if CONFIG.MODE=Diff.

The result generated by the ADC will deviate from the expected due DC errors like offset, gain, differential non-linearity (DNL), and integral non-linearity (INL). See *Electrical specification* for details on these parameters. The result can also vary due to AC errors like non-linearities in the GAIN block, settling errors due to high source impedance and sampling jitter. For battery measurement the DC errors are most noticeable.



The ADC has a wide selection of gains controlled in the GAIN field of the CH[n].CONFIG register. If CH[n].CONFIG.REFSEL=0, the input range of the ADC core is nominally ±0.6 V differential and the input must be scaled accordingly.

The ADC has a temperature dependent offset. If the ADC is to operate over a large temperature range, we recommend running CALIBRATEOFFSET at regular intervals, a CALIBRATEDONE event will be fired when the calibration is complete

37.4 Analog inputs and channels

Up to eight analog input channels, CH[n](n=0..7), can be configured.

See Shared resources on page 357 for shared input with comparators.

Any one of the available channels can be enabled for the ADC to operate in one-shot mode. If more than one CH[n] is configured, the ADC enters scan mode.

An analog input is selected as a positive converter input if CH[n].PSELP is set, setting CH[n].PSELP also enables the particular channel.

An analog input is selected as a negative converter input if CH[n].PSELN is set. The CH[n].PSELN register will have no effect unless differential mode is enabled, see MODE field in CH[n].CONFIG register.

If more than one of the CH[n].PSELP registers is set, the device enters scan mode. Input selections in scan mode are controlled by the CH[n].PSELP and CH[n].PSELN registers, where CH[n].PSELN is only used if the particular scan channel is specified as differential, see MODE field in CH[n].CONFIG register.

Important: Channels selected for either COMP or LPCOMP cannot be used at the same time for ADC sampling, though channels not selected for use by these blocks can be used by the ADC.

Table 87: Legal connectivity CH[n] vs. analog input

Channel input	Source	Connectivity
CH[n].PSELP	AINOAIN7	Yes(any)
CH[n].PSELP	VDD	Yes
CH[n].PSELN	AINOAIN7	Yes(any)
CH[n].PSELN	VDD	Yes

37.5 Operation modes

The ADC input configuration supports one-shot mode, continuous mode and scan mode.

Scan mode and oversampling cannot be combined.

37.5.1 One-shot mode

One-shot operation is configured by enabling only one of the available channels defined by CH[n].PSELP, CH[n].PSELN, and CH[n].CONFIG registers.

Upon a SAMPLE task, the ADC starts to sample the input voltage. The CH[n].CONFIG.TACQ controls the acquisition time.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event has the same meaning as DONE when no oversampling takes place. Note that both events may occur before the actual value has been transferred into RAM by EasyDMA. For more information, see *EasyDMA* on page 361.

37.5.2 Continuous mode

Continuous sampling can be achieved by using the internal timer in the ADC, or triggering the SAMPLE task from one of the general purpose timers through the PPI.

Care shall be taken to ensure that the sample rate fulfils the following criteria, depending on how many channels are active:

fsample < 1/[tacq + tconv]



The SAMPLERATE register can be used as a local timer instead of triggering individual SAMPLE tasks. When SAMPLERATE.MODE is set to Timers, it is sufficient to trigger SAMPLE task only once in order to start the SAADC and triggering the STOP task will stop sampling. The SAMPLERATE.CC field controls the sample rate.

The SAMPLERATE timer mode cannot be combined with SCAN mode, and only one channel can be enabled in this mode.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event has the same meaning as DONE when no oversampling takes place. Note that both events may occur before the actual value has been transferred into RAM by EasyDMA.

37.5.3 Oversampling

An accumulator in the ADC can be used to average noise on the analog input. In general, oversampling improves the signal-to-noise ratio (SNR). Oversampling, however, does not improve the integral non-linearity (INL), or differential non-linearity (DNL).

Oversampling and scan should not be combined, since oversampling and scan will average over input channels.

The accumulator is controlled in the OVERSAMPLE register. The SAMPLE task must be set 2^{OVERSAMPLE} number of times before the result is written to RAM. This can be achieved by:

- Configuring a fixed sampling rate using the local timer or a general purpose timer and PPI to trigger a SAMPLE task
- Triggering SAMPLE 2^{OVERSAMPLE} times from software
- · Enabling BURST mode

CH[n].CONFIG.BURST can be enabled to avoid setting SAMPLE task $2^{\text{OVERSAMPLE}}$ times. With BURST = 1 the ADC will sample the input $2^{\text{OVERSAMPLE}}$ times as fast as it can (actual timing: $<(t_{\text{ACQ}}+t_{\text{CONV}})\times 2^{\text{OVERSAMPLE}})$. Thus, for the user it will just appear like the conversion took a bit longer time, but other than that, it is similar to one-shot mode. Scan mode can be combined with BURST=1, if burst is enabled on all channels.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event signals that enough conversions have taken place for an oversampled result to get transferred into RAM. Note that both events may occur before the actual value has been transferred into RAM by EasyDMA.

37.5.4 Scan mode

A channel is considered enabled if CH[n].PSELP is set. If more than one channel, CH[n], is enabled, the ADC enters scan mode.

In scan mode, one SAMPLE task will trigger one conversion per enabled channel. The time it takes to sample all channels is:

```
Total time < Sum(CH[x].t_{ACQ}+t_{CONV}), x=0..enabled channels
```

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event signals has the same meaning as DONE when no oversampling takes place. Note that both events may occur before the actual values have been transferred into RAM by EasyDMA.

Figure 99: Example of RAM placement (even RESULT.MAXCNT), channels 1, 2 and 5 enabled on page 361 provides an example of results placement in Data RAM, with an even RESULT.MAXCNT. In this example, channels 1, 2 and 5 are enabled, all others are disabled.



	31 16	15 0
RESULT.PTR	CH[2] 1 st result	CH[1] 1 st result
RESULT.PTR + 4	CH[1] 2 nd result	CH[5] 1 st result
RESULT.PTR + 8	CH[5] 2 nd result	CH[2] 2 nd result
	()
RESULT.PTR + 2*(RESULT.MAXCNT - 2)	CH[5] last result	CH[2] last result

Figure 99: Example of RAM placement (even RESULT.MAXCNT), channels 1, 2 and 5 enabled

Figure 100: Example of RAM placement (odd RESULT.MAXCNT), channels 1, 2 and 5 enabled on page 361 provides an example of results placement in Data RAM, with an odd RESULT.MAXCNT. In this example, channels 1, 2 and 5 are enabled, all others are disabled. The last 32-bit word is populated only with one 16-bit result.




Figure 100: Example of RAM placement (odd RESULT.MAXCNT), channels 1, 2 and 5 enabled

37.6 EasyDMA

After configuring RESULT.PTR and RESULT.MAXCNT, the ADC resources are started by triggering the START task. The ADC is using EasyDMA to store results in a Result buffer in RAM.

The Result buffer is located at the address specified in the RESULT.PTR register. The RESULT.PTR register is double-buffered and it can be updated and prepared for the next START task immediately after the STARTED event is generated. The size of the Result buffer is specified in the RESULT.MAXCNT register and the ADC will generate an END event when it has filled up the Result buffer, see *Figure 101: ADC* on page 362. Results are stored in little-endian byte order in Data RAM. Every sample will be sign extended to 16 bit before stored in the Result buffer.

The ADC is stopped by triggering the STOP task. The STOP task will terminate an ongoing sampling. The ADC will generate a STOPPED event when it has stopped. If the ADC is already stopped when the STOP task is triggered, the STOPPED event will still be generated.




Figure 101: ADC

If the RESULT.PTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

The EasyDMA will have finished accessing the RAM when the END or STOPPED event has been generated.

The RESULT.AMOUNT register can be read following an END event or a STOPPED event to see how many results have been transferred to the Result buffer in RAM since the START task was triggered.

In Scan mode, the size of the Result buffer must be large enough to have room for a minimum one result from each of the enabled channels. To secure this, RESULT.MAXCNT must be specified to RESULT.MAXCNT >= "number of channels enabled". See *Scan mode* on page 360 for more information about Scan mode.

37.7 Resistor ladder

The ADC has an internal resistor string for positive and negative input.

See Figure 102: Resistor ladder for positive input (negative input is equivalent, using RESN instead of RESP) on page 363. The resistors are controlled in the CH[n].CONFIG.RESP and CH[n].CONFIG.RESN registers.






Figure 102: Resistor ladder for positive input (negative input is equivalent, using RESN instead of RESP)

37.8 Reference

The ADC can use two different references, controlled in the REFSEL field of the CH[n].CONFIG register.

These are:

- · Internal reference
- · VDD as reference

The internal reference results in an input range of ± 0.6 V on the ADC core. VDD as reference results in an input range of $\pm VDD/4$ on the ADC core. The gain block can be used to change the effective input range of the ADC.

```
Input range = (+- 0.6 \text{ V or } +-\text{VDD}/4)/\text{Gain}
```

For example, choosing VDD as reference, single ended input (grounded negative input), and a gain of 1/4 the input range will be:

```
Input range = (VDD/4)/(1/4) = VDD
```

With internal reference, single ended input (grounded negative input), and a gain of 1/6 the input range will be:

```
Input range = (0.6 \text{ V})/(1/6) = 3.6 \text{ V}
```

The AIN0-AIN7 inputs cannot exceed VDD, or be lower than VSS.

37.9 Acquisition time

To sample the input voltage, the ADC connects a capacitor to the input.

For illustration, see *Figure 103: Simplified ADC sample network* on page 364. The acquisition time indicates how long the capacitor is connected, see TACQ field in CH[n].CONFIG register. The required acquisition time depends on the source (R_{source}) resistance. For high source resistance the acquisition time should be increased, see *Table 88: Acquisition time* on page 364.






Figure 103: Simplified ADC sample network

Table 88: Acquisition time

TACQ [µs]	Maximum source resistance [kOhm]
3	10
5	40
10	100
15	200
20	400
40	800

37.10 Limits event monitoring

A channel can be event monitored by configuring limit register CH[n].LIMIT.

If the conversion result is higher than the defined high limit, or lower than the defined low limit, the appropriate event will get fired.




Figure 104: Example of limits monitoring on channel 'n'

Note that when setting the limits, CH[n].LIMIT.HIGH shall always be higher than or equal to CH[n].LIMIT.LOW . In other words, an event can be fired only when the input signal has been sampled



outside of the defined limits. It is not possible to fire an event when the input signal is inside a defined range by swapping high and low limits.

The comparison to limits always takes place, there is no need to enable it. If comparison is not required on a channel, the software shall simply ignore the related events. In that situation, the value of the limits registers is irrelevant, so it does not matter if CH[n].LIMIT.LOW is lower than CH[n].LIMIT.HIGH or not.

37.11 Registers

Table 89: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40007000	SAADC	SAADC	Analog to digital converter	

Table 90: Register Overview

Register	Offset	Description
TASKS_START	0x000	Start the ADC and prepare the result buffer in RAM
TASKS_SAMPLE	0x004	Take one ADC sample, if scan is enabled all channels are sampled
TASKS_STOP	0x008	Stop the ADC and terminate any on-going conversion
TASKS_CALIBRATEOFFS	0x00C	Starts offset auto-calibration
EVENTS_STARTED	0x100	The ADC has started
EVENTS_END	0x104	The ADC has filled up the Result buffer
EVENTS_DONE	0x108	A conversion task has been completed. Depending on the mode, multiple conversions might be
		needed for a result to be transferred to RAM.
EVENTS_RESULTDONE	0x10C	A result is ready to get transferred to RAM.
EVENTS_CALIBRATEDON	0x110	Calibration is complete
EVENTS_STOPPED	0x114	The ADC has stopped
EVENTS_CH[0].LIMITH	0x118	Last results is equal or above CH[0].LIMIT.HIGH
EVENTS_CH[0].LIMITL	0x11C	Last results is equal or below CH[0].LIMIT.LOW
EVENTS_CH[1].LIMITH	0x120	Last results is equal or above CH[1].LIMIT.HIGH
EVENTS_CH[1].LIMITL	0x124	Last results is equal or below CH[1].LIMIT.LOW
EVENTS_CH[2].LIMITH	0x128	Last results is equal or above CH[2].LIMIT.HIGH
EVENTS_CH[2].LIMITL	0x12C	Last results is equal or below CH[2].LIMIT.LOW
EVENTS_CH[3].LIMITH	0x130	Last results is equal or above CH[3].LIMIT.HIGH
EVENTS_CH[3].LIMITL	0x134	Last results is equal or below CH[3].LIMIT.LOW
EVENTS_CH[4].LIMITH	0x138	Last results is equal or above CH[4].LIMIT.HIGH
EVENTS_CH[4].LIMITL	0x13C	Last results is equal or below CH[4].LIMIT.LOW
EVENTS_CH[5].LIMITH	0x140	Last results is equal or above CH[5].LIMIT.HIGH
EVENTS_CH[5].LIMITL	0x144	Last results is equal or below CH[5].LIMIT.LOW
EVENTS_CH[6].LIMITH	0x148	Last results is equal or above CH[6].LIMIT.HIGH
EVENTS_CH[6].LIMITL	0x14C	Last results is equal or below CH[6].LIMIT.LOW
EVENTS_CH[7].LIMITH	0x150	Last results is equal or above CH[7].LIMIT.HIGH
EVENTS_CH[7].LIMITL	0x154	Last results is equal or below CH[7].LIMIT.LOW
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STATUS	0x400	Status
ENABLE	0x500	Enable or disable ADC
CH[0].PSELP	0x510	Input positive pin selection for CH[0]
CH[0].PSELN	0x514	Input negative pin selection for CH[0]
CH[0].CONFIG	0x518	Input configuration for CH[0]
CH[0].LIMIT	0x51C	High/low limits for event monitoring a channel
CH[1].PSELP	0x520	Input positive pin selection for CH[1]
CH[1].PSELN	0x524	Input negative pin selection for CH[1]
CH[1].CONFIG	0x528	Input configuration for CH[1]
CH[1].LIMIT	0x52C	High/low limits for event monitoring a channel
CH[2].PSELP	0x530	Input positive pin selection for CH[2]



Register	Offset	Description
CH[2].PSELN	0x534	Input negative pin selection for CH[2]
CH[2].CONFIG	0x538	Input configuration for CH[2]
CH[2].LIMIT	0x53C	High/low limits for event monitoring a channel
CH[3].PSELP	0x540	Input positive pin selection for CH[3]
CH[3].PSELN	0x544	Input negative pin selection for CH[3]
CH[3].CONFIG	0x548	Input configuration for CH[3]
CH[3].LIMIT	0x54C	High/low limits for event monitoring a channel
CH[4].PSELP	0x550	Input positive pin selection for CH[4]
CH[4].PSELN	0x554	Input negative pin selection for CH[4]
CH[4].CONFIG	0x558	Input configuration for CH[4]
CH[4].LIMIT	0x55C	High/low limits for event monitoring a channel
CH[5].PSELP	0x560	Input positive pin selection for CH[5]
CH[5].PSELN	0x564	Input negative pin selection for CH[5]
CH[5].CONFIG	0x568	Input configuration for CH[5]
CH[5].LIMIT	0x56C	High/low limits for event monitoring a channel
CH[6].PSELP	0x570	Input positive pin selection for CH[6]
CH[6].PSELN	0x574	Input negative pin selection for CH[6]
CH[6].CONFIG	0x578	Input configuration for CH[6]
CH[6].LIMIT	0x57C	High/low limits for event monitoring a channel
CH[7].PSELP	0x580	Input positive pin selection for CH[7]
CH[7].PSELN	0x584	Input negative pin selection for CH[7]
CH[7].CONFIG	0x588	Input configuration for CH[7]
CH[7].LIMIT	0x58C	High/low limits for event monitoring a channel
RESOLUTION	0x5F0	Resolution configuration
OVERSAMPLE	0x5F4	Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is
		applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.
SAMPLERATE	0x5F8	Controls normal or continuous sample rate
RESULT.PTR	0x62C	Data pointer
RESULT.MAXCNT	0x630	Maximum number of buffer words to transfer
RESULT.AMOUNT	0x634	Number of buffer words transferred since last START

37.11.1 INTEN

Address offset: 0x300 Enable or disable interrupt

Bit number		21 20 20 20 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
		31 30 29 28 27 26 23														
Id			V U T S R Q P O N M L K J I H G F E D C B A													
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
Id RW Field	Value Id	Value	Description													
A RW STARTED			Enable or disable interrupt for STARTED event													
			See EVENTS_STARTED													
	Disabled	0	Disable													
	Enabled	1	Enable													
B RW END			Enable or disable interrupt for END event													
			See EVENTS_END													
	Disabled	0	Disable													
	Enabled	1	Enable													
C RW DONE			Enable or disable interrupt for DONE event													
			See EVENTS_DONE													
	Disabled	0	Disable													
	Enabled	1	Enable													
D RW RESULTDONE			Enable or disable interrupt for RESULTDONE event													
			See EVENTS_RESULTDONE													
	Disabled	0	Disable													
	Enabled	1	Enable													



Bit r	numbe	er		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					V U T S R Q P O N M L K J I H G F E D C B A
		0000000			
Id	RW		Value Id	Value	Description
Ε	RW	CALIBRATEDONE			Enable or disable interrupt for CALIBRATEDONE event
				_	See EVENTS_CALIBRATEDONE
			Disabled	0	Disable
F	R\M	STOPPED	Enabled	1	Enable Enable or disable interrupt for STOPPED event
	11.44	31011120			
			Disabled	0	See EVENTS_STOPPED Disable
			Enabled	1	Enable
G	RW	CHOLIMITH			Enable or disable interrupt for CH[0].LIMITH event
					See EVENTS_CH[0].LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
Н	RW	CHOLIMITL			Enable or disable interrupt for CH[0].LIMITL event
					See EVENTS_CH[0].LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
I	RW	CH1LIMITH			Enable or disable interrupt for CH[1].LIMITH event
					See EVENTS_CH[1].LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
J	RW	CH1LIMITL			Enable or disable interrupt for CH[1].LIMITL event
					See EVENTS_CH[1].LIMITL
			Disabled	0	Disable
K	R\M	CH2LIMITH	Enabled	1	Enable Enable or disable interrupt for CH[2].LIMITH event
K	11.00	CHZENVIIII			
			Disabled	0	See EVENTS_CH[2].LIMITH Disable
			Enabled	1	Enable
L	RW	CH2LIMITL			Enable or disable interrupt for CH[2].LIMITL event
					See EVENTS_CH[2].LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
М	RW	CH3LIMITH			Enable or disable interrupt for CH[3].LIMITH event
					See EVENTS_CH[3].LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
N	RW	CH3LIMITL			Enable or disable interrupt for CH[3].LIMITL event
					See EVENTS_CH[3].LIMITL
			Disabled	0	Disable
_	Ditt	CHALINATU	Enabled	1	Enable Frankle or disable integrupt for CUIA LIMITH quart
0	KW	CH4LIMITH			Enable or disable interrupt for CH[4].LIMITH event
			Disabled	0	See EVENTS_CH[4].LIMITH
			Disabled Enabled	0	Disable Enable
Р	RW	CH4LIMITL	Lilabica	-	Enable or disable interrupt for CH[4].LIMITL event
			Disabled	0	See EVENTS_CH[4].LIMITL Disable
			Enabled	1	Enable
Q	RW	CH5LIMITH			Enable or disable interrupt for CH[5].LIMITH event
					See EVENTS_CH[5].LIMITH



Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			V U T S R Q P O N M L K J I H G F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ld RW Field	Value Id	Value	Description
	Disabled	0	Disable
	Enabled	1	Enable
R RW CH5LIMITL			Enable or disable interrupt for CH[5].LIMITL event
			See EVENTS_CH[5].LIMITL
	Disabled	0	Disable
	Enabled	1	Enable
S RW CH6LIMITH			Enable or disable interrupt for CH[6].LIMITH event
			See EVENTS_CH[6].LIMITH
	Disabled	0	Disable
	Enabled	1	Enable
T RW CH6LIMITL			Enable or disable interrupt for CH[6].LIMITL event
			See EVENTS_CH[6].LIMITL
	Disabled	0	Disable
	Enabled	1	Enable
U RW CH7LIMITH	Endored	-	Enable or disable interrupt for CH[7].LIMITH event
			,
	5	_	See EVENTS_CH[7].LIMITH
	Disabled	0	Disable
V DW CHTHAIT	Enabled	1	Enable
V RW CH7LIMITL			Enable or disable interrupt for CH[7].LIMITL event
			See EVENTS_CH[7].LIMITL
	Disabled	0	Disable
	Enabled	1	Enable

37.11.2 INTENSET

Address offset: 0x304

Enable interrupt

<u>'</u>		
Bit number	31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		V U T S R Q P O N M L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
A RW STARTED		Write '1' to Enable interrupt for STARTED event
		See EVENTS_STARTED
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
B RW END		Write '1' to Enable interrupt for END event
		See EVENTS_END
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
C RW DONE		Write '1' to Enable interrupt for DONE event
		See EVENTS_DONE
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
D RW RESULTDONE		Write '1' to Enable interrupt for RESULTDONE event
		See EVENTS_RESULTDONE
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled



Bit r	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00	000000		0 0 0 0 0 0 0 0	
ld	RW F	ield	Value Id	Value	Description
Е	RW	CALIBRATEDONE			Write '1' to Enable interrupt for CALIBRATEDONE event
					See EVENTS_CALIBRATEDONE
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	STOPPED			Write '1' to Enable interrupt for STOPPED event
					See EVENTS_STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	D\A/	CHOLIMITH	Lilabieu	1	Write '1' to Enable interrupt for CH[0].LIMITH event
U	IVV	CHOLIMITH			write 1 to chable interrupt for Critoj.cliwirii event
					See EVENTS_CH[0].LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	CH0LIMITL			Write '1' to Enable interrupt for CH[0].LIMITL event
					See EVENTS_CH[0].LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
ı	RW	CH1LIMITH			Write '1' to Enable interrupt for CH[1].LIMITH event
			C-1	4	See EVENTS_CH[1].LIMITH
			Set	1	Enable Death Disabled
			Disabled	0	Read: Disabled
	D\A/	CH1LIMITL	Enabled	1	Read: Enabled
J	KVV	CHILLINITL			Write '1' to Enable interrupt for CH[1].LIMITL event
					See EVENTS_CH[1].LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
K	RW	CH2LIMITH			Write '1' to Enable interrupt for CH[2].LIMITH event
					See EVENTS_CH[2].LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	CH2LIMITL			Write '1' to Enable interrupt for CH[2].LIMITL event
					Soo EVENTS CHI21 LIMITI
			Set	1	See EVENTS_CH[2].LIMITL Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
М	RW	CH3LIMITH		=	Write '1' to Enable interrupt for CH[3].LIMITH event
					See EVENTS_CH[3].LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	CH3LIMITL			Write '1' to Enable interrupt for CH[3].LIMITL event
					See EVENTS_CH[3].LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	CH4LIMITH			Write '1' to Enable interrupt for CH[4].LIMITH event



Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				V U T S R Q P O N M L K J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
				See EVENTS_CH[4].LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Р	RW CH4LIMITL			Write '1' to Enable interrupt for CH[4].LIMITL event
				See EVENTS_CH[4].LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Q	RW CH5LIMITH			Write '1' to Enable interrupt for CH[5].LIMITH event
				See EVENTS_CH[5].LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
R	RW CH5LIMITL			Write '1' to Enable interrupt for CH[5].LIMITL event
				See EVENTS_CH[5].LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
S	RW CH6LIMITH			Write '1' to Enable interrupt for CH[6].LIMITH event
				Soo EVENTS CHIEL HMITH
		Set	1	See EVENTS_CH[6].LIMITH Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Т	RW CH6LIMITL	Enabled	-	Write '1' to Enable interrupt for CH[6].LIMITL event
				See EVENTS_CH[6].LIMITL
		Set	1	Enable Death Disabled
		Disabled Enabled	0	Read: Disabled
U	RW CH7LIMITH	Enabled	1	Read: Enabled Write '1' to Enable interrupt for CH[7].LIMITH event
U	KW CH/LIMITH			write 1 to chable interrupt for Ch[7]. Limit in evenit
				See EVENTS_CH[7].LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
,,	DW CHILLIANT	Enabled	1	Read: Enabled
V	RW CH7LIMITL			Write '1' to Enable interrupt for CH[7].LIMITL event
				See EVENTS_CH[7].LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

37.11.3 INTENCLR

Address offset: 0x308

Clear

Disable interrupt

Bit	number		31 30	29	28	27	26	25	24	23	22 2	21 2	0 1	9 18	3 17	16	15	14	13 1	2 1	10	9	8	7	6	5	4	3 2	2	1 0
Id												۷١	J T	S	R	Q	Р	0	N N	И L	K	J	1	Н	G	F	Ε	D (C I	ВА
Res	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										0	0	0	0	0	0	0	0 (0 (0 0								
Id	RW Field	Value Id	Value Description																											
Α	RW STARTED	Write '1' to Disable interrupt for STARTED event																												
		See EVENTS_STARTED																												

Disable

1



Bit n	umbe	er		3:	1 30	29	28 :	27 2	26 2	25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id											V U T S R Q P O N M L K J I H G F E D C B A
Rese	et OxO	0000000		0	0	0	0	0	0 (0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id	RW	Field	Value Id	V	alue						Description
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
В	RW	END									Write '1' to Disable interrupt for END event
											See EVENTS_END
			Clear	1							Disable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
С	RW	DONE									Write '1' to Disable interrupt for DONE event
											See EVENTS_DONE
			Clear	1							Disable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
D	RW	RESULTDONE									Write '1' to Disable interrupt for RESULTDONE event
											See EVENTS_RESULTDONE
			Clear	1							Disable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
Е	RW	CALIBRATEDONE									Write '1' to Disable interrupt for CALIBRATEDONE event
											See EVENTS_CALIBRATEDONE
			Clear	1							Disable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
F	RW	STOPPED									Write '1' to Disable interrupt for STOPPED event
											See EVENTS_STOPPED
			Clear	1							Disable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
G	RW	CHOLIMITH									Write '1' to Disable interrupt for CH[0].LIMITH event
											See EVENTS_CH[0].LIMITH
			Clear	1							Disable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
Н	RW	CHOLIMITL									Write '1' to Disable interrupt for CH[0].LIMITL event
											See EVENTS CH[0].LIMITL
			Clear	1							Disable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
I	RW	CH1LIMITH									Write '1' to Disable interrupt for CH[1].LIMITH event
											See EVENTS_CH[1].LIMITH
			Clear	1							Disable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
J	RW	CH1LIMITL									Write '1' to Disable interrupt for CH[1].LIMITL event
											See EVENTS_CH[1].LIMITL
			Clear	1							Disable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
K	RW	CH2LIMITH									Write '1' to Disable interrupt for CH[2].LIMITH event
											See EVENTS_CH[2].LIMITH
			Clear	1							Disable
			Disabled	0							Read: Disabled



Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				V U T S R Q P O N M L K J I H G F E D C B A
Res	set 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
		Enabled	1	Read: Enabled
L	RW CH2LIMITL			Write '1' to Disable interrupt for CH[2].LIMITL event
				See EVENTS_CH[2].LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
М	RW CH3LIMITH			Write '1' to Disable interrupt for CH[3].LIMITH event
				See EVENTS_CH[3].LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
N	RW CH3LIMITL			Write '1' to Disable interrupt for CH[3].LIMITL event
				See EVENTS_CH[3].LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
0	RW CH4LIMITH			Write '1' to Disable interrupt for CH[4].LIMITH event
				See EVENTS_CH[4].LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
	DIA CHAINAT	Enabled	1	Read: Enabled
Р	RW CH4LIMITL			Write '1' to Disable interrupt for CH[4].LIMITL event
				See EVENTS_CH[4].LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
Q	RW CH5LIMITH	Enabled	1	Read: Enabled Write '1' to Disable interrupt for CH[5].LIMITH event
Q	KW CHSENVITTI			,
		CI.		See EVENTS_CH[5].LIMITH
		Clear	1	Disable Read: Disabled
		Disabled Enabled	1	Read: Enabled
R	RW CH5LIMITL	Eliabica	1	Write '1' to Disable interrupt for CH[5].LIMITL event
		Claar	1	See EVENTS_CH[5].LIMITL Disable
		Clear Disabled	1 0	Read: Disabled
		Enabled	1	Read: Enabled
S	RW CH6LIMITH			Write '1' to Disable interrupt for CH[6].LIMITH event
				See EVENTS_CH[6].LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Т	RW CH6LIMITL			Write '1' to Disable interrupt for CH[6].LIMITL event
				See EVENTS_CH[6].LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
U	RW CH7LIMITH			Write '1' to Disable interrupt for CH[7].LIMITH event
				See EVENTS_CH[7].LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled



Bit	number		32	1 30	29	2	8 2	7 :	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11 1	LO	9	8	7	6	5	4	3	2	1 0
Id														٧	U	Т	S	R	Q	Р	О	Ν	М	L	K	J	1	Н	G	F	Ε	D	С	ВА
Re	set 0x00000000		0	0	0	C	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ld	RW Field	Value Id	V	alue	•							De	scri	ptic	on																			
٧	RW CH7LIMITL											Wr	ite '	'1' t	o D	isal	ole	inte	erru	ıpt	for	CH[7].L	IMI	TLe	eve	nt							
												See	e EV	'EN	TS_	СН	[7].	LIN	11TL															
		Clear	1									Dis	able	e																				
		Disabled	0									Rea	ad:	Disa	able	ed																		
		Enabled	1									Rea	ad:	Ena	ble	d																		

37.11.4 STATUS

Address offset: 0x400

Status

Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A
Reset 0x00000000		0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value	Description
A R STATUS			Status
	Ready	0	ADC is ready. No on-going conversion.
	Busy	1	ADC is busy. Conversion in progress.

37.11.5 ENABLE

Address offset: 0x500 Enable or disable ADC

Bit	number		31	1 30	29	28	27	26	25	24	23	22 :	21	20	19	18	17	16	15	14	13	12 1	.1 1	0 9	9 8	7	6	5	4	3	2	1	0
Id																																	Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Va	alue							Des	scrip	ptic	n																			
Α	RW ENABLE										Ena	ble	or	disa	able	ΑC	С																
		Disabled	0								Disa	able	e A[C																			
		Enabled	1								Ena	ble	AD	С																			
															,					•		acc					•	•	it				

37.11.6 CH[0].PSELP

Address offset: 0x510

Input positive pin selection for CH[0]

Bit r	number		31	. 30	29	28	27	26 2	5 2	24 :	23 2	2 21	20	19	18	17	16	15	14 1	.3 1	2 11	10	9	8	7	6	5	4 3	3 2	1	0
Id																												A A	A	Α	Α
Res	et 0x00000000		0	0	0	0	0	0 (0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0	0	0
Id	RW Field	Value Id	Va	lue						- 1	Desc	ripti	on																		
Α	RW PSELP									,	Anal	og po	ositi	ive i	inpı	ut c	han	nel													
		NC	0							-	Not	conn	ect	ed																	
		AnalogInput0	1							,	AINO																				
		AnalogInput1	2								AIN1																				
		AnalogInput2	3								AIN2																				
		AnalogInput3	4								AIN3																				
		AnalogInput4	5								AIN4																				
		AnalogInput5	6								AIN5																				
		AnalogInput6	7								AIN6																				
		AnalogInput7	8								AIN7																				
		VDD	9							,	VDD																				



37.11.7 CH[0].PSELN

Address offset: 0x514

Input negative pin selection for CH[0]

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			АААА
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW PSELN			Analog negative input, enables differential channel
	NC	0	Not connected
	AnalogInput0	1	AIN0
	AnalogInput1	2	AIN1
	AnalogInput2	3	AIN2
	AnalogInput3	4	AIN3
	AnalogInput4	5	AIN4
	AnalogInput5	6	AIN5
	AnalogInput6	7	AIN6
	AnalogInput7	8	AIN7
	VDD	9	VDD

37.11.8 CH[0].CONFIG

Address offset: 0x518

Input configuration for CH[0]

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id		G FEEE D C C C B B A
Reset 0x00020000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW RESP		Positive channel resistor control
	Bypass	0 Bypass resistor ladder
	Pulldown	1 Pull-down to GND
	Pullup	2 Pull-up to VDD
	VDD1_2	3 Set input at VDD/2
B RW RESN		Negative channel resistor control
	Bypass	0 Bypass resistor ladder
	Pulldown	1 Pull-down to GND
	Pullup	2 Pull-up to VDD
	VDD1_2	3 Set input at VDD/2
C RW GAIN		Gain control
	Gain1_6	0 1/6
	Gain1_5	1 1/5
	Gain1_4	2 1/4
	Gain1_3	3 1/3
	Gain1_2	4 1/2
	Gain1	5 1
	Gain2	6 2
	Gain4	7 4
D RW REFSEL		Reference control
	Internal	0 Internal reference (0.6 V)
	VDD1_4	1 VDD/4 as reference
E RW TACQ		Acquisition time, the time the ADC uses to sample the input
		voltage
	3us	0 3 us
	5us	1 5 us
	10us	2 10 us
	15us	3 15 us
	20us	4 20 us



Bit	number		31	30	29	28	27	26	25	24	23 2	2 21	20	19	18	17	16	15 :	14 1	3 12	11	10	9	8	7	6	5	4	3 2	1	0
Id										G			F		Ε	Ε	Ε			D		С	С	С			В	В		Α	Α
Res	et 0x00020000		0	0	0	0	0	0	0	0	0 (0	0	0	0	1	0	0	0 (0	0	0	0	0	0	0	0	0	0 0	0	0
ld	RW Field	Value Id	Va	alue							Desc	ripti	ion																		
		40us	5								40 u	s																			
F	RW MODE										Enab	ole di	iffer	ent	ial r	noc	le														
		SE	0								Sing	le en	ded	l, PS	ELN	l wi	ll be	e igr	nore	d, ne	egat	ive	inpı	ut t	o Al	DC					
											shor	ted t	o G	ND																	
		Diff	1								Diffe	rent	ial																		
G	RW BURST										Enat	ole bi	urst	mo	de																
		Disabled	0								Burs	t mo	de i	s di	sab	led	(no	rma	ıl op	erat	ion)										
		Enabled	1								Burs	t mo	de i	s er	abl	ed.	SA	ADC	tak	es 2	۷O^	ERS	ΑM	PLE	nu	mb	er c	of			
											samı	oles	as fa	ast a	as it	car	n. aı	nd s	end	s the	ave	rag	e to	o Da	ata	RAN	И.				

37.11.9 CH[0].LIMIT

Address offset: 0x51C

High/low limits for event monitoring a channel

Bit	umber		31	. 30	29	28	8 2	7 .	26	25	24	23	3 22	2 2	1 20	19	9 18	3 17	7 16	5 15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
Id			В	В	В	В	3 1	3	В	В	В		ВЕ	3 B	В	В	В	В	В	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	ΑА		A A
Res	et 0x7FFF8000		0	1	1	1		1	1	1	1		1 :	l 1	1	1	. 1	. 1	1	1	0	0	0	0	0	0	0	0	0	0	0	0 0	(0
Id	RW Field	Value Id	Va	lue								De	esc	rip	tion																			
Α	RW LOW		[-3	327	68	to ·	+32	276	67]			Lo	w l	eve	el lir	nit																		
В	RW HIGH		[-3	327	68	to	+3	276	67]			Hi	gh	lev	el li	mit																		

37.11.10 CH[1].PSELP

Address offset: 0x520

Input positive pin selection for CH[1]

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		АААА
Reset 0x00000000		$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Id RW Field	Value Id	Value Description
A RW PSELP		Analog positive input channel
	NC	0 Not connected
	AnalogInput0	1 AINO
	AnalogInput1	2 AIN1
	AnalogInput2	3 AIN2
	AnalogInput3	4 AIN3
	AnalogInput4	5 AIN4
	AnalogInput5	6 AIN5
	AnalogInput6	7 AIN6
	AnalogInput7	8 AIN7
	VDD	9 VDD

37.11.11 CH[1].PSELN

Address offset: 0x524

Input negative pin selection for CH[1]

Bit	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				A A A A A
Res	et 0x00000000		0 0 0 0 0 0 0	
Id	RW Field	Value Id	Value	Description
Α	RW PSELN			Analog negative input, enables differential channel
		NC	0	Not connected
		AnalogInput0	1	AIN0



Bit number		31	30	29	28	27	26	25	24	23 2	2 2	1 20	19	18	3 17	16	15	14	13	12	11	10	9	8	7	6 5	4	3	2	1	0
Id																											Α	Α	Α	Α	Α
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0 ()	0 0	0	0	0	0	0
Id RW Field	Value Id	Va	alue							Des	crip	tion																			
	AnalogInput1	2								AIN:	1																				
	AnalogInput2	3								AIN:	2																				
	AnalogInput3	4								AIN:	3																				
	AnalogInput4	5								AIN	4																				
	AnalogInput5	6								AIN!	5																				
	AnalogInput6	7								AIN	5																				
	AnalogInput7	8								AIN:	7																				
	VDD	9								VDD)																				

37.11.12 CH[1].CONFIG

Address offset: 0x528

Input configuration for CH[1]

input configuration for CH[1]	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id	G FEEE D C C C B B A A
Reset 0x00020000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0
Id RW Field Value Id	Value Description
A RW RESP	Positive channel resistor control
Bypass	0 Bypass resistor ladder
Pulldown	1 Pull-down to GND
Pullup	2 Pull-up to VDD
VDD1_2	3 Set input at VDD/2
B RW RESN	Negative channel resistor control
Bypass	0 Bypass resistor ladder
Pulldown	1 Pull-down to GND
Pullup	2 Pull-up to VDD
VDD1_2	3 Set input at VDD/2
C RW GAIN	Gain control
Gain1_6	0 1/6
Gain1_5	1 1/5
Gain1_4	2 1/4
Gain1_3	3 1/3
Gain1_2	4 1/2
Gain1	5 1
Gain2	6 2
Gain4	7 4
D RW REFSEL	Reference control
Internal	0 Internal reference (0.6 V)
VDD1_4	1 VDD/4 as reference
E RW TACQ	Acquisition time, the time the ADC uses to sample the input
	voltage
3us	0 3 us
5us	1 5 us
10us	2 10 us
15us	3 15 us
20us	4 20 us
40us	5 40 us
F RW MODE	Enable differential mode
SE	0 Single ended, PSELN will be ignored, negative input to ADC
	shorted to GND
Diff	1 Differential
G RW BURST	Enable burst mode
Disabled	0 Burst mode is disabled (normal operation)



Bit number		31 30 29 2	8 27 26 25	5 24 23 22 21 2	20 19 1	18 17	16 15 1	4 13 12	11 10	9	8 7	6	5 4	3	2 1 0
Id				G	F I	E E	Е	D	С	С	С		ВВ	3	АА
Reset 0x00020000		0 0 0	0 0 0	0 0 0 0	0 0 (0 1	0 0 0	0 0	0 0	0	0 0	0	0 0	0	0 0 0
Id RW Field	Value Id	Value		Description	n										
	Enabled	1	Burst	t mode is enabl	ed. SAA	DC ta	kes 2^O	VERSAN	IPLE n	umb	er of	samı	oles		

as fast as it can, and sends the average to Data RAM.

37.11.13 CH[1].LIMIT

Address offset: 0x52C

High/low limits for event monitoring a channel

Bit	number		31	30	29	28	27	26	25	24 2	23 2	22 2	1 2	0 19	18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	. 0
Id			В	В	В	В	В	В	В	В	В	ВЕ	ВВ	В	В	В	В	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	A
Res	et 0x7FFF8000		0	1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
Id	RW Field	Value Id	Va	lue)es	crip	tior	1																		
Id A	RW Field RW LOW	Value Id		lue 3276	58 t	o +3	327	67]						n mit																		

37.11.14 CH[2].PSELP

Address offset: 0x530

Input positive pin selection for CH[2]

Bit r	umber		31	30	29 :	28 2	7 2	6 2	5 24	23	22	21 20	0 1	9 1	8 1	7 1	6 1	5 1	4 13	3 12	11	10	9	8	7	6	5 4		_	1 0 A A
	et 0x00000000		0	0	0	0 (0 (0 (0	0	0	0 0) () () () C) () (0 0	0	0	0	0	0	0	0	0 0	0		0 0
Id	RW Field	Value Id	Val	lue						De	scri	ption	1																	
Α	RW PSELP									An	alog	posi	tiv	e in	put	cha	ann	el												
		NC	0							No	t co	nnec	tec	i																
		AnalogInput0	1							Ν	۷0																			
		AnalogInput1	2							Ν	V1																			
		AnalogInput2	3							Ν	٧2																			
		AnalogInput3	4							Ν	N3																			
		AnalogInput4	5							ΝI	٧4																			
		AnalogInput5	6							ΝI	N 5																			
		AnalogInput6	7							Ν	٧6																			
		AnalogInput7	8							Ν	٧7																			
		VDD	9							VD	D																			

37.11.15 CH[2].PSELN

Address offset: 0x534

Input negative pin selection for CH[2]

	number		31	1 30	29	28 :	27 :	26 2	25 2	24 2	3 22	21	20	19	18	17 :	16	15	14 1	L3 1	.2 1	1 10	9	8	7	6	5		3 2	_	0
ld Res	et 0x00000000		0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	A 0	A A O O		. A
Id	RW Field	Value Id	Va	alue							escr	iptic	on																		
Α	RW PSELN									P	nalo	g ne	gat	ive	inpı	ut, e	ena	ble	s dif	fer	enti	al ch	ann	el							
		NC	0							N	lot c	onne	ecte	ed																	
		AnalogInput0	1							P	NIN0																				
		AnalogInput1	2							P	IN1																				
		AnalogInput2	3							P	IN2																				
		AnalogInput3	4							A	NIN3																				
		AnalogInput4	5							A	IN4																				
		AnalogInput5	6							A	IN5																				
		AnalogInput6	7							A	IN6																				
		AnalogInput7	8							A	IN7																				



Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
Id					$A \ A \ A \ A \ A$
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
	VDD	9	VDD		

37.11.16 CH[2].CONFIG

Address offset: 0x538

Input configuration for CH[2]

Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			G F E E E D C C C B B A A
Reset 0x00020000		0 0 0 0 0 0	0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description
A RW RESP			Positive channel resistor control
	Bypass	0	Bypass resistor ladder
	Pulldown	1	Pull-down to GND
	Pullup	2	Pull-up to VDD
	VDD1_2	3	Set input at VDD/2
B RW RESN			Negative channel resistor control
	Bypass	0	Bypass resistor ladder
	Pulldown	1	Pull-down to GND
	Pullup	2	Pull-up to VDD
	VDD1_2	3	Set input at VDD/2
C RW GAIN			Gain control
	Gain1_6	0	1/6
	Gain1_5	1	1/5
	Gain1_4	2	1/4
	Gain1_3	3	1/3
	Gain1_2	4	1/2
	Gain1	5	1
	Gain2	6	2
	Gain4	7	4
D RW REFSEL			Reference control
	Internal	0	Internal reference (0.6 V)
	VDD1_4	1	VDD/4 as reference
E RW TACQ			Acquisition time, the time the ADC uses to sample the input
			voltage
	3us	0	3 us
	5us	1	5 us
	10us	2	10 us
	15us	3	15 us
	20us	4	20 us
	40us	5	40 us
F RW MODE			Enable differential mode
	SE	0	Single ended, PSELN will be ignored, negative input to ADC
			shorted to GND
	Diff	1	Differential
G RW BURST			Enable burst mode
	Disabled	0	Burst mode is disabled (normal operation)
	Enabled	1	Burst mode is enabled. SAADC takes 2^OVERSAMPLE number of
			samples as fast as it can, and sends the average to Data RAM.

37.11.17 CH[2].LIMIT

Address offset: 0x53C

High/low limits for event monitoring a channel



Bit	number		31	. 30	29	28	3 27	7 26	25	5 24	4 2	3 2	2 2	1 2	0 1	9 1	8 1	7 1	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
Id			В	В	В	В	В	В	В	В	3	В	ВВ	ВВ	E	3 E	3 I	3	В	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α.	A A
Res	et 0x7FFF8000		0	1	1	1	1	1	1	1	L	1	1 1	. 1	1	. 1	1 :	L	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (
Id	RW Field	Value Id	Va	llue	:						D	esc	rip	tior	1																			
Id A	RW Field RW LOW	Value Id				to +	+32	767]				•		1 mit																			

37.11.18 CH[3].PSELP

Address offset: 0x540

Input positive pin selection for CH[3]

Bit	number		31	30 2	9 2	28 2	7 2	26 2	5 24	1 23	22	21 2	20 :	19 1	8 :	17	16	15	14	13 :	12 1	.1 1	.0 !	9	8	7	6	5 .	4 3	3 2	1	0
Id																												,	Δ /	A	Α	Α
Res	et 0x00000000		0	0	0	0 () (0 (0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0 (0	0	0
Id	RW Field	Value Id	Va	lue						De	escri	ptio	n																			
Α	RW PSELP									Ar	nalo	g pos	sitiv	/e in	рu	t cł	nan	nel														
		NC	0							No	ot co	nne	cte	d																		
		AnalogInput0	1							ΑI	N0																					
		AnalogInput1	2							ΑI	N1																					
		AnalogInput2	3							ΑI	N2																					
		AnalogInput3	4							ΑI	N3																					
		AnalogInput4	5							ΑI	N4																					
		AnalogInput5	6							ΑI	N5																					
		AnalogInput6	7							ΑI	N6																					
		AnalogInput7	8							ΑI	N7																					
		VDD	9							V	DD																					

37.11.19 CH[3].PSELN

Address offset: 0x544

Input negative pin selection for CH[3]

Bit number			31	30 2	9 2	8 27	26 2	25 24	4 23	22	21 20	19	9 18	17	16	15	14 1	3 1	2 11	. 10	9	8	7	6	5 4	4 3	2	1	0
Id																									,	4 Δ	A	Α	Α
Reset 0x000	000000		0	0 0) (0	0	0 0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 (0 0	0	0	0
Id RW Fi	eld	Value Id	Val	lue					De	scrip	otion																		
A RW PS	SELN								An	alog	nega	tive	e inp	out,	ena	ble	s dif	fere	ntia	l ch	ann	el							
		NC	0						No	t co	nnect	ed																	
		AnalogInput0	1						All	NO																			
		AnalogInput1	2						All	N1																			
		AnalogInput2	3						All	N2																			
		AnalogInput3	4						All	N3																			
		AnalogInput4	5						All	N4																			
		AnalogInput5	6						All	N5																			
		AnalogInput6	7						All	N6																			
		AnalogInput7	8						All	N7																			
		VDD	9						VE	D																			

37.11.20 CH[3].CONFIG

Address offset: 0x548

Input configuration for CH[3]

Bit number		31 30 29 28 27 2	6 25 24 23 22 21	20 19	18 17	7 16 1	15 14 13	12 11	10	9	8 7	6	5 4	4 3	2 1 0
Id			G	F	E E	Е		D	С	С	С		ВІ	3	A A
Reset 0x00020000		0 0 0 0 0 0	0 0 0 0 0	0 0	0 1	0	0 0 0	0 0	0	0	0 0	0	0 (0 0	0 0 0
Id RW Field	Value Id	Value	Descripti	on											
A RW RESP		Р	ositive channel re	sistor	contro	I									

Page 379



Bit number		31 3	30 2	29 2	8 2	7 26	25	24	23	3 22 2:	1 2	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id								G				F		Ε	Ε	Ε				D		С	С	С			В	В			Α	Α
Reset 0x00020000		0	0	0 (0 0	0	0	0	0	0 0)	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id RW Field	Value Id	Valu	ıe						De	escript	tio	n																				
	Bypass	0							Ву	pass r	res	isto	or la	dd	er																	
	Pulldown	1							Pι	ull-dov	vn	to	GN	D																		
	Pullup	2							Pι	ıll-up t	to '	VD	D																			
	VDD1_2	3							Se	et inpu	ıt a	t V	'DD	/2																		
B RW RESN									Ne	egative	e c	hai	nne	l re	sist	or	100	ntro	I													
	Bypass	0							Ву	pass r	res	isto	or la	dd	er																	
	Pulldown	1							Ρι	ull-dov	vn	to	GN	D																		
	Pullup	2							Pι	ıll-up t	to '	VD	D																			
	VDD1_2	3							Se	et inpu	ıt a	t V	'DD	/2																		
C RW GAIN									Ga	ain cor	ntr	ol																				
	Gain1_6	0							1/	6																						
	Gain1_5	1							1/	′ 5																						
	Gain1_4	2							1/	4																						
	Gain1_3	3							1/	/3																						
	Gain1_2	4							1/	′2																						
	Gain1	5							1																							
	Gain2	6							2																							
	Gain4	7							4																							
D RW REFSEL									Re	eferen	ce	со	ntro	ol																		
	Internal	0							In	ternal	re	fer	end	e (0.6	V)																
	VDD1_4	1							VI	DD/4 a	as r	efe	erei	nce																		
E RW TACQ									Ad	cquisit	ior	ı ti	me,	th	e tii	me	th	e Al	OC	uses	to	san	nple	e the	e in	put						
									VC	oltage																						
	3us	0							3	us																						
	5us	1							5	us																						
	10us	2							10) us																						
	15us	3							15	5 us																						
	20us	4							20) us																						
	40us	5							40) us																						
F RW MODE									Er	nable c	diff	ere	enti	al r	noc	de																
	SE	0							Si	ngle ei	nd	ed,	PS	ELN	l wi	II Ł	e ig	gno	red	, ne	gat	ive i	np	ut to	Α	DC						
									sh	orted	to	G١	ND																			
	Diff	1							Di	ifferen	ntia	ıl																				
G RW BURST									Er	nable b	our	st	mo	de																		
	Disabled	0							Вι	urst m	od	e is	dis	ab	led	(n	orm	al c	ре	rati	on)											
	Enabled	1							Вι	urst m	od	e is	en	abl	ed.	SA	AD	C ta	ike:	s 2^	٥v	ERS	٩M	PLE	nu	mb	er c	of				
									sa	mples	as	fa	st a	s it	car	n, a	and	ser	ıds	the	ave	erag	e t	o Da	ta	RAN	٨.					

37.11.21 CH[3].LIMIT

Address offset: 0x54C

High/low limits for event monitoring a channel

Bit r	number		31	. 30	29	28	27	26	25	24	23 2	22 2	21 20	0 19	18	17	16	15	14	13	12 :	11 1	LO	9	8	7	6	5	4	3 2	2 2	1 0
Id			В	В	В	В	В	В	В	В	В	В	3 B	В	В	В	В	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱ ۸	A A
Res	et 0x7FFF8000		0	1	1	1	1	1	1	1	1	1 :	11	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	lue							n																					
	NVV FIEIU	value iu	va	iiue							υes	crip	tion																			
Α	RW LOW	value lu				to +	-32	767]]				el lir																			

37.11.22 CH[4].PSELP

Address offset: 0x550

Input positive pin selection for CH[4]



Bit	number		31	30	29	28 2	27 2	26 2	5 24	4 23	22	21 20	19	18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id																											A A	Δ Δ	А	Α
Res	et 0x00000000		0	0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Va	lue						De	escri	ption																		
Α	RW PSELP									An	alog	g posi	tive	inp	ut c	han	nel													
		NC	0							No	ot co	nnec	ted																	
		AnalogInput0	1							ΑII	N0																			
		AnalogInput1	2							ΑII	N1																			
		AnalogInput2	3							AII	N2																			
		AnalogInput3	4							AII	N3																			
		AnalogInput4	5							AII	N4																			
		AnalogInput5	6							AII	N5																			
		AnalogInput6	7							AII	N6																			
		AnalogInput7	8							AII	N7																			
		VDD	9							VD	D																			

37.11.23 CH[4].PSELN

Address offset: 0x554

Input negative pin selection for CH[4]

Bit i	number		31	. 30	29	28 :	27 2	26 2	.5 24	1 23	3 22	21 2	20	19	18 :	17	16	15	14 1	.3 1	l2 1	1 1	0 9) ;	8 7	' 6	5 5	5 4 A	3 A	2 A	1 A	0 A
Res	et 0x00000000		0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () (0 (0) (0	0	0	0	0
ld	RW Field	Value Id	Va	lue						D	escr	ptio	n																			
Α	RW PSELN									A	nalo	g ne	gat	ive i	inpı	ut, e	ena	ble	s dif	fer	ent	al c	han	ne	I							
		NC	0							Ν	ot co	nne	cte	d																		
		AnalogInput0	1							A	IN0																					
		AnalogInput1	2							A	IN1																					
		AnalogInput2	3							A	IN2																					
		AnalogInput3	4							A	IN3																					
		AnalogInput4	5							A	IN4																					
		AnalogInput5	6							A	IN5																					
		AnalogInput6	7							A	IN6																					
		AnalogInput7	8							Α	IN7																					
		VDD	9							VI	DD																					

37.11.24 CH[4].CONFIG

Address offset: 0x558

Input configuration for CH[4]

•		o																															
Bit	numbe	er		31	30 2	9 2	8 2	7 20	5 25	5 2	4 2	3 22	21 2	20 1	19 1	18	17	16	15	14	13	12	11	10	9	8	7	6 5	5 4	3	2	1	0
Id										G	G			F		Е	Ε	Ε				D		С	С	С		E	3 B			Α	Α
Res	set 0x0	0020000		0	0 0	(0 0	0	0	C	0 0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0
Id	RW	Field	Value Id	Va	lue						D	escr	iptio	n																			
Α	RW	RESP									P	ositi	ve ch	nanr	nel	resi	isto	or c	ont	rol													
			Bypass	0							В	ypas	s res	isto	r la	dd	er																
			Pulldown	1							Р	ull-d	own	to (GNI	D																	
			Pullup	2							Р	ull-u	p to	VDI)																		
			VDD1_2	3							S	et in	put a	it VI	DD/	/2																	
В	RW	RESN									N	egat	ive o	har	ne	l re	sist	or	con	tro	ı												
			Bypass	0							В	ypas	s res	isto	r la	dd	er																
			Pulldown	1							Р	ull-d	own	to (GNI	D																	
			Pullup	2							Р	ull-u	p to	VDI)																		
			VDD1_2	3							S	et in	put a	at VI	DD/	/2																	
С	RW	GAIN									G	ain c	ontr	ol																			
			Gain1_6	0							1,	/6																					
			Gain1_5	1							1,	/5																					



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	. 0
Id		G FEEE D CCC BB A	A A
Reset 0x00020000		0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0	0
Id RW Field	Value Id	Value Description	
	Gain1_4	2 1/4	
	Gain1_3	3 1/3	
	Gain1_2	4 1/2	
	Gain1	5 1	
	Gain2	6 2	
	Gain4	7 4	
D RW REFSEL		Reference control	
	Internal	0 Internal reference (0.6 V)	
	VDD1_4	1 VDD/4 as reference	
E RW TACQ		Acquisition time, the time the ADC uses to sample the input	
		voltage	
	3us	0 3 us	
	5us	1 5 us	
	10us	2 10 us	
	15us	3 15 us	
	20us	4 20 us	
	40us	5 40 us	
F RW MODE		Enable differential mode	
	SE	O Single ended, PSELN will be ignored, negative input to ADC	
		shorted to GND	
	Diff	1 Differential	
G RW BURST		Enable burst mode	
	Disabled	0 Burst mode is disabled (normal operation)	
	Enabled	1 Burst mode is enabled. SAADC takes 2^OVERSAMPLE number of	
		samples as fast as it can, and sends the average to Data RAM.	

37.11.25 CH[4].LIMIT

Address offset: 0x55C


High/low limits for event monitoring a channel

Bit number		31	1 30	29	28	3 27	7 26	5 25	5 2	4 2	23 2	2 2	21 20	19	18	17	16	15	14	13	12 :	11 :	10	9	8 7	7 6	5 5	5 4	3	2	1 0	
Id		В	В	В	В	В	В	В	3 E	В	В	ВЕ	3 B	В	В	В	В	Α	Α	Α	Α	Α	A .	Α ,	4 Α	A A	A A	Α Α	A	Α	A A	
Reset 0x7FFF8000		0	1	1	1	1	. 1	. 1	L 1	1	1	1 1	۱1	1	1	1	1	1	0	0	0	0	0	0	0 0) () (0	0	0	0 0	ı
Id RW Field	Value Id	Va	alue	•						D	eso	crip	tion																			ı
A RW LOW		[-	327	68	to +	+32	767	7]		L	ow	lev	el lir	nit																		1
B RW HIGH		[-]	327	68	to +	+32	767	7]		Н	ligh	lev	/el li	mit																		

37.11.26 CH[5].PSELP

Address offset: 0x560

Input positive pin selection for CH[5]





Bit number		31 30 29 28 27 26 25 2	23 22 21 20 19 18 17 16 15	14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id					$A \; A \; A \; A \; A$
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
	AnalogInput6	7	AIN6		
	AnalogInput7	8	AIN7		
	VDD	9	VDD		

37.11.27 CH[5].PSELN

Address offset: 0x564

Input negative pin selection for CH[5]

Bit	number		31	30 2	9 2	8 2	7 26	25 2	24 2	23 22	21 2	0 1	19 18	3 17	7 16	15	14	13	12	11 :	10	9	8	7	6	5 4	1 3	2	1	0
Id																										Þ	A A	A	Α	Α
Res	et 0x00000000		0	0 () (0 0	0	0	0	0 0	0 (0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0
Id	RW Field	Value Id	Va	lue						escr	iptio	n																		
Α	RW PSELN								A	Analo	g neg	ati	ve in	put	, en	able	es d	iffe	rent	ial	cha	nne	el							
		NC	0						١	lot c	onne	cte	d																	
		AnalogInput0	1						A	AIN0																				
		AnalogInput1	2						A	AIN1																				
		AnalogInput2	3						A	AIN2																				
		AnalogInput3	4						A	NIN3																				
		AnalogInput4	5						P	AIN4																				
		AnalogInput5	6						P	AIN5																				
		AnalogInput6	7						P	NIN6																				
		AnalogInput7	8						P	AIN7																				
		VDD	9						١	/DD																				

37.11.28 CH[5].CONFIG

Address offset: 0x568

Input configuration for CH[5]

•	J			
Bit r	number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				G FEEE D CCC BB AA
Res	et 0x00020000		0 0 0 0 0 0	0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW RESP			Positive channel resistor control
		Bypass	0	Bypass resistor ladder
		Pulldown	1	Pull-down to GND
		Pullup	2	Pull-up to VDD
		VDD1_2	3	Set input at VDD/2
В	RW RESN			Negative channel resistor control
		Bypass	0	Bypass resistor ladder
		Pulldown	1	Pull-down to GND
		Pullup	2	Pull-up to VDD
		VDD1_2	3	Set input at VDD/2
С	RW GAIN			Gain control
		Gain1_6	0	1/6
		Gain1_5	1	1/5
		Gain1_4	2	1/4
		Gain1_3	3	1/3
		Gain1_2	4	1/2
		Gain1	5	1
		Gain2	6	2
		Gain4	7	4
D	RW REFSEL			Reference control
		Internal	0	Internal reference (0.6 V)



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		G FEEE D C C C B B A A
Reset 0x00020000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0
Id RW Field	Value Id	Value Description
	VDD1_4	1 VDD/4 as reference
E RW TACQ		Acquisition time, the time the ADC uses to sample the input voltage
	3us	0 3 us
	5us	1 5 us
	10us	2 10 us
	15us	3 15 us
	20us	4 20 us
	40us	5 40 us
F RW MODE		Enable differential mode
	SE	O Single ended, PSELN will be ignored, negative input to ADC
		shorted to GND
	Diff	1 Differential
G RW BURST		Enable burst mode
	Disabled	0 Burst mode is disabled (normal operation)
	Enabled	1 Burst mode is enabled. SAADC takes 2^OVERSAMPLE number of
		samples as fast as it can, and sends the average to Data RAM.

37.11.29 CH[5].LIMIT

Address offset: 0x56C

High/low limits for event monitoring a channel

Bit	number		31	. 30	29	28	27	26	25	24	23	22	21	20 :	19	18	17	16	15	14	13	12 :	11 1	LO	9	8	7	6	5	4	3	2	1 0	
Id			В	В	В	В	В	В	В	В	E	3 B	ВВ	}	В	В	В	В	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A A	i
Res	et 0x7FFF8000		0	1	1	1	1	1	1	1	1	۱1	1 1		1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
ld	RW Field	Value Id	Va	lue							De	scri	ptic	on																				
Id A	RW Field RW LOW	Value Id				to +	327	767]					ptic vel		it																			

37.11.30 CH[6].PSELP

Address offset: 0x570

Input positive pin selection for CH[6]

Bit number	31	1 30 2	9 28	8 27	26	25 2	4 2	3 22	21 20	19	18	17	16	15	14 :	13 1	2 11	10	9	8	7	6 5	4	3	2 1	1 0
Id																							Α	Α	ΑА	A A
Reset 0x00000000	0	0 (0 0	0	0	0 0	0 0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0 0	0	0	0 0	0
Id RW Field Valu	ue Id Va	alue					D	escri	ption																	
A RW PSELP							Α	nalog	g posi	tive	inp	ut c	han	nel												
NC	0						N	ot co	nnect	ted																
Ana	logInput0 1						Α	IN0																		
Ana	logInput1 2						Α	IN1																		
Ana	logInput2 3						Α	IN2																		
Ana	logInput3 4						Α	IN3																		
Ana	logInput4 5						Α	IN4																		
Ana	logInput5 6						Α	IN5																		
Ana	logInput6 7						Α	IN6																		
Ana	logInput7 8						Α	IN7																		
VDD	9						٧	DD																		

37.11.31 CH[6].PSELN

Address offset: 0x574

Input negative pin selection for CH[6]



Bit r	umber		31	30	29	28 2	27 2	26 25	5 2	4 2	3 22	21 2	0 1	19 1	8 17	7 16	15	14	13	l2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id																											Α .	A A	Α	Α
Res	et 0x00000000		0	0	0	0	0	0 0) C	0 (0	0 ()	0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0
ld	RW Field	Value Id	Va	lue						D	escr	iptior	1																	
Α	RW PSELN									Α	nalo	g neg	ati	ve ir	put	, en	abl	es d	iffer	enti	al cł	nanr	iel							
		NC	0							N	lot c	onnec	te	d																
		AnalogInput0	1							Α	IN0																			
		AnalogInput1	2							Α	IN1																			
		AnalogInput2	3							Α	IN2																			
		AnalogInput3	4							Α	IN3																			
		AnalogInput4	5							Α	IN4																			
		AnalogInput5	6							Α	IN5																			
		AnalogInput6	7							Α	IN6																			
		AnalogInput7	8							Α	IN7																			
		VDD	9							٧	DD																			

37.11.32 CH[6].CONFIG

Address offset: 0x578

Input configuration for CH[6]

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			G FEEE D C C C B B A A
Reset 0x00020000		0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 &$
ld RW Field	Value Id	Value	Description
A RW RESP			Positive channel resistor control
	Bypass	0	Bypass resistor ladder
	Pulldown	1	Pull-down to GND
	Pullup	2	Pull-up to VDD
	VDD1_2	3	Set input at VDD/2
B RW RESN			Negative channel resistor control
	Bypass	0	Bypass resistor ladder
	Pulldown	1	Pull-down to GND
	Pullup	2	Pull-up to VDD
	VDD1_2	3	Set input at VDD/2
C RW GAIN			Gain control
	Gain1_6	0	1/6
	Gain1_5	1	1/5
	Gain1_4	2	1/4
	Gain1_3	3	1/3
	Gain1_2	4	1/2
	Gain1	5	1
	Gain2	6	2
	Gain4	7	4
D RW REFSEL			Reference control
	Internal	0	Internal reference (0.6 V)
	VDD1_4	1	VDD/4 as reference
E RW TACQ			Acquisition time, the time the ADC uses to sample the input
			voltage
	3us	0	3 us
	5us	1	5 us
	10us	2	10 us
	15us	3	15 us
	20us	4	20 us
	40us	5	40 us
F RW MODE			Enable differential mode
	SE	0	Single ended, PSELN will be ignored, negative input to ADC
			shorted to GND
	Diff	1	Differential



Bit	number		31	30	29	28	27	26	25	24	23	22 2	1 2	0 19	9 18	17	16	15	14	13	12 13	10	9	8	7	6	5	4	3	2 1	L 0
Id										G			F		Ε	Ε	Ε				D	С	С	С			В	В		A	Α Α
Res	et 0x00020000		0	0	0	0	0	0	0	0	0	0	0 0	0	0	1	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0
Id	RW Field	Value Id	Va	lue							Des	scrip	tior	1																	
G	RW BURST							Ena	able	e bu	ırst	mod	le																		
		Disabled	0					Bur	rst r	mo	de i	s dis	able	d (n	orn	nal	оре	rati	on)												
		Enabled	1					Bur	rst r	no	de i	s ena	ble	d. S	AAD	C ta	akes	5 2^	OVE	ERS	AMPI	E n	umb	ero	of sa	amp	oles	5			
											as f	ast a	s it	can	an	d se	ndo	th	e av	era	e to	Dat	a RA	M							

37.11.33 CH[6].LIMIT

Address offset: 0x57C

High/low limits for event monitoring a channel

Bit	number		31	. 30	29	28	27	26	25	24	23 2	22 2	21 2	0 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id			В	В	В	В	В	В	В	В	В	ВЕ	3 B	В	В	В	В	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	4 /	4 А
Res	et 0x7FFF8000		0	1	1	1	1	1	1	1	1	1 1	1 1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
ld	RW Field	Value Id	Va	lue						ı	Des	crip	tior	1																		
	DIA LOW			227																												
Α	RW LOW		[-:	32/	ว8 เ	0 +	32/	'67]		L	.ow	lev	el li	mıt																		

37.11.34 CH[7].PSELP

Address offset: 0x580

Input positive pin selection for CH[7]

Bit i	number		31	30	29 :	28 2	27 2	6 25	5 24	23	22 :	21 2	0 1:	9 18	3 17	16	15	14	13	12 1	1 1	0 9	8	7	6	,		3 2 A A	_	0 A
Res	et 0x00000000		0	0	0	0	0 (0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Va	lue						De	scrip	otior	1																	
Α	RW PSELP									An	alog	pos	itive	e inp	out o	har	nne													
		NC	0							No	t co	nnec	ted																	
		AnalogInput0	1							ΑII	0 <i>V</i>																			
		AnalogInput1	2							ΑII	N1																			
		AnalogInput2	3							ΑII	N2																			
		AnalogInput3	4							ΑII	N3																			
		AnalogInput4	5							ΑII	٧4																			
		AnalogInput5	6							ΑII	N5																			
		AnalogInput6	7							ΑII	٧6																			
		AnalogInput7	8							ΑII	٧7																			
		VDD	9							VD	D																			

37.11.35 CH[7].PSELN

Address offset: 0x584

Input negative pin selection for CH[7]

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW PSELN		Analog negative input, enables differential channel
	NC	0 Not connected
	AnalogInput0	1 AINO
	AnalogInput1	2 AIN1
	AnalogInput2	3 AIN2
	AnalogInput3	4 AIN3
	AnalogInput4	5 AIN4
	AnalogInput5	6 AIN5



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	3 7 6 5 4 3 2 1 0
Id				$A \ A \ A \ A \ A \ A$
Reset 0x00000000		0 0 0 0 0 0 0	00000000000000000	0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description	
	AnalogInput6	7	AIN6	
	AnalogInput7	8	AIN7	

37.11.36 CH[7].CONFIG

Address offset: 0x588

Input configuration for CH[7]

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id		G FEEE D C C C B B A
Reset 0x00020000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW RESP		Positive channel resistor control
	Bypass	0 Bypass resistor ladder
	Pulldown	1 Pull-down to GND
	Pullup	2 Pull-up to VDD
	VDD1_2	3 Set input at VDD/2
B RW RESN		Negative channel resistor control
	Bypass	0 Bypass resistor ladder
	Pulldown	1 Pull-down to GND
	Pullup	2 Pull-up to VDD
	VDD1_2	3 Set input at VDD/2
C RW GAIN		Gain control
	Gain1_6	0 1/6
	Gain1_5	1 1/5
	Gain1_4	2 1/4
	Gain1_3	3 1/3
	Gain1_2	4 1/2
	Gain1	5 1
	Gain2	6 2
	Gain4	7 4
D RW REFSEL		Reference control
	Internal	0 Internal reference (0.6 V)
	VDD1_4	1 VDD/4 as reference
E RW TACQ		Acquisition time, the time the ADC uses to sample the input
		voltage
	3us	0 3 us
	5us	1 5 us
	10us	2 10 us
	15us	3 15 us
	20us	4 20 us
	40us	5 40 us
F RW MODE		Enable differential mode
	SE	O Single ended, PSELN will be ignored, negative input to ADC
		shorted to GND
	Diff	1 Differential
G RW BURST		Enable burst mode
	Disabled	0 Burst mode is disabled (normal operation)
	Enabled	1 Burst mode is enabled. SAADC takes 2^OVERSAMPLE number of
		samples as fast as it can, and sends the average to Data RAM.

37.11.37 CH[7].LIMIT

Address offset: 0x58C



High/low limits for event monitoring a channel

Bit r	number		31	1 30	29	28	27	26	25	24	23	22	21 20	0 19	18	17	16	15	14	13	12 :	11 1	.0 9	9 1	8 7	7	6	5	4	3 2	2 1	0
Id			В	В	В	В	В	В	В	В	В	3 B	ВВ	В	В	В	В	Α	Α	Α	Α	Α /	4 /	Δ,	A A	١.	Α	Α	Α	A A	\ <i>A</i>	A A
Res	et 0x7FFF8000		0	1	1	1	1	1	1	1	1	۱ 1	1 1	1	1	1	1	1	0	0	0	0 (0 (0 (0 ()	0	0	0	0 () (0
Id	RW Field	Value Id	Va	alue	:						Des	scri	ption	,																		
Α	RW LOW		[-]	327	68 1	to +	327	767	1		Low	v le	vel lir	mit																		
	1111 2011								,																							

37.11.38 RESOLUTION

Address offset: 0x5F0
Resolution configuration

Bit	number		31	30	29	28	3 27	7 26	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11 1	.0 9	9 8	3 7	6	5	4	3	2	1	0
Id																															Α	Α	Α
Res	et 0x00000001		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) (0 (0	0	0	0	0	0	0	1
Id	RW Field	Value Id	Va	llue							De	scr	ipti	on																			
Α	RW VAL										Se	t th	e re	sol	utic	n																	_
		8bit	0								8 1	oit																					
		10bit	1								10	bit																					
		12bit	2								12	bit																					
		14bit	3								14	bit																					

37.11.39 OVERSAMPLE

Address offset: 0x5F4

Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.

Bit	number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			АААА
Res	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value Description
Α	RW OVERSAMPLE		Oversample control
		Bypass	0 Bypass oversampling
		Over2x	1 Oversample 2x
		Over4x	2 Oversample 4x
		Over8x	3 Oversample 8x
		Over16x	4 Oversample 16x
		Over32x	5 Oversample 32x
		Over64x	6 Oversample 64x
		Over128x	7 Oversample 128x
		Over256x	8 Oversample 256x

37.11.40 SAMPLERATE

Address offset: 0x5F8

Controls normal or continuous sample rate

Bit	number		31	30	29	28	27 2	26 2	25 2	24 2	23 2	22 2	1 20) 19	18	17	16	15	14 1	L3 1	12 13	10	9	8	7	6	5	4	3 2	2 1	1 0
Id																					В	Α	Α	Α	Α	Α	Α	Α	A A	A /	A A
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	alue						ı	Des	crip	tion	1																	
Α	RW CC		[8	02	047]				(Capt	ture	and	d co	mp	are	valu	ie. S	amı	ole	rate	is 16	М	Hz/	СС						
В	RW MODE									9	Sele	ct m	ode	e fo	r sa	mpl	e ra	te c	onti	ol											
		Task	0							F	Rate	is c	ont	roll	ed f	rom	SAI	MP	LE ta	ısk											
		Timers	1		Rate is controlled from local timer (use CC to control the rate)																										



37.11.41 RESULT.PTR

Address offset: 0x62C

Data pointer

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW PTR		Data pointer

37.11.42 RESULT.MAXCNT

Address offset: 0x630

Maximum number of buffer words to transfer

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0			
Id		A A A A A	A A A A A A A A			
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0			
Id RW Field	Value Id	Value Description				
A RW MAXCNT		Maximum number of buffer words to transfer				

37.11.43 RESULT.AMOUNT

Address offset: 0x634

Number of buffer words transferred since last START

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A R AMOUNT		Number of huffer words transferred since last START. This register

can be read after an END or STOPPED event.

37.12 Electrical specification

37.12.1 SAADC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
DNL	Differential non-linearity, 10-bit resolution	-0.95	<1		LSB
INL	Integral non-linearity, 10-bit resolution		1		LSB
V _{OS}	Differential offset error (calibrated), 10-bit resolution ^a		+-2		LSB
C _{EG}	Gain error temperature coefficient		0.02		%/°C
f _{SAMPLE}	Maximum sampling rate			200	kHz
t _{ACQ,10k}	Acquisition time (configurable), source Resistance <= 10kOhm		3		μs
t _{ACQ,40k}	Acquisition time (configurable), source Resistance <= 40kOhm		5		μs
t _{ACQ,100k}	Acquisition time (configurable), source Resistance <= 100kOhm		10		μs
t _{ACQ,200k}	Acquisition time (configurable), source Resistance <= 200kOhm		15		μs
t _{ACQ,400k}	Acquisition time (configurable), source Resistance <= 400kOhm		20		μs
t _{ACQ,800k}	Acquisition time (configurable), source Resistance <= 800kOhm		40		μs
t _{CONV}	Conversion time		<2		μs
I _{ADC,CONV}	ADC current during ACQuisition and CONVersion		700		μΑ
I _{ADC,IDLE}	Idle current, when not sampling, excluding clock sources and		<5		μΑ
	regulator base currents ³³				

a Digital output code at zero volt differential input.

³³ When t_{ACQ} is 10us or longer, and if DC/DC is active, it will be allowed to work in refresh mode if no other resource is requiring a high quality power supply from 1V3. If t_{ACQ} is smaller than 10us and DC/DC is active,



Symbol	Description	Min.	Тур.	Max.	Units
E _{G1/6}	Error ^b for Gain = 1/6	-3		3	%
E _{G1/4}	Error ^b for Gain = 1/4	-3		3	%
E _{G1/2}	Error ^b for Gain = 1/2	-3		4	%
E _{G1}	Error ^b for Gain = 1	-3		4	%
CSAMPLE	Sample and hold capacitance at maximum gain ³⁴		2.5		pF
R _{INPUT}	Input resistance		>1		ΜΩ
E _{NOB}	Effective number of bits, differential mode, 12-bit resolution,		9		Bit
	$1/1$ gain, 3 μs acquisition time, crystal HFCLK, 200 ksps				
S _{NDR}	Peak signal to noise and distortion ratio, differential mode, 12-		56		dB
	bit resolution, 1/1 gain, 3 μs acquisition time, crystal HFCLK, 200				
	ksps				
S _{FDR}	Spurious free dynamic range, differential mode, 12-bit		70		dBc
	resolution, 1/1 gain, 3 μs acquisition time, crystal HFCLK, 200				
	ksps				
R _{LADDER}	Ladder resistance		160		kΩ




Figure 105: Model of SAADC input (one channel)

Note: SAADC average current calculation for a given application is based on the sample period, conversion and acquisition time (t_{conv} and t_{ACQ}) and conversion and idle current ($t_{ADC,CONV}$ and $t_{ADC,IDLE}$). For example, sampling at 4kHz gives a sample period of 250 μ s. The average current consumption would then be:

$$I_{AVERAGE} = \left(\frac{\left(t_{CONV} + t_{ACQ}\right)}{250}\right) \left(I_{ADC,CONV}\right) + \left(\frac{250 - \left(t_{CONV} + t_{ACQ}\right)}{250}\right) \left(I_{ADC,BME}\right)$$




Figure 106: ADC INL vs Output Code

refresh mode will not be allowed, and it will remain in normal mode from the START task to the STOPPED event. So depending on t_{ACQ} and other resources' needs, the appropriate base current needs to be taken into account.

b Does not include temperature drift

³⁴ Maximum gain corresponds to highest capacitance.




Figure 107: ADC DNL vs Output Code




Figure 108: FFT of a 2.8 kHz sine at 200 ksps ()

37.13 Performance factors

Clock jitter, affecting sample timing accuracy, and circuit noise can affect ADC performance.

Jitter can be between START tasks or from START task to acquisition. START timer accuracy and startup times of regulators and references will contribute to variability. Sources of circuit noise may include CPU activity and the DC/DC regulator. Best ADC performance is achieved using START timing based on the TIMER module, HFXO clock source, and Constant Latency mode.



38 COMP — Comparator

The Comparator (COMP) compares the input voltage (VIN+) that is derived from an analog input pin selected via the PSEL register against a second input voltage (VIN-) that can be derived from multiple sources depending on operation mode.

Listed here are the main features for COMP:

- Input range from 0 V to VDD
- · Single-ended mode
 - Fully flexible hysteresis using a 64-level reference ladder
- · Differential mode
 - · Configurable 50 mV hysteresis
- Reference inputs:
 - VDD
 - External reference from AIN0 to AIN1 (between 0 V and VDD)
 - Internal references 1.2 V, 1.8 V and 2.4 V
- · Three operation modes: low power, normal and high-speed
- Single-pin capacitive sensor support
- Event generation on output changes
 - UP event on VIN- > VIN+
 - DOWN event on VIN- < VIN+
 - · CROSS event on VIN+ and VIN- crossing
 - READY event on core and internal reference (if used) ready




Figure 109: Comparator overview

Important: COMP cannot be used (STARTed) at the same time as LPCOMP. Only one comparator can be used at a time.

The COMP is started by triggering the START task, and stopped by triggering the STOP task. After a startup time of t_{COMP,START} ³⁵ the COMP will generate a READY event to indicate that the comparator is ready

See t_{PROPDLY,LP}, t_{PROPDLY,N}, t_{PROPDLY,HS}, I_{COMP,LP}, I_{COMP,N} and I_{COMP,HS} in *Electrical parameters* for more information about COMP speed and power characteristics related to these different modes.



to use and the output of the COMP is correct. When the COMP module is started, events will be generated every time VIN+ crosses VIN-.

VIN- can be derived directly from AIN0 or AIN1 in differential mode, or VREF in single-ended mode. VUP and VDOWN thresholds can be set to implement a hysteresis on VIN- using the Reference Ladder. VREF can be derived from VDD, AIN0, AIN1 or internal 1.2V, 1.8V and 2.4V references.

An upward crossing will generate an UP event and a downward crossing will generate a DOWN event. The CROSS event will be generated every time there is a crossing, independent of direction.

An optional hysteresis on VIN+ and VIN- can be enabled when the module is used in differential mode through the HYST register. In single ended mode the two reference ladders (VUP and VDOWN, see *Figure 112: Comparator in single-ended mode* on page 395) will be used instead of the hysteresis mechanism configured in HYST.

This hysteresis is in the order of magnitude of 50 mV, and shall prevent noise on the signal to create unwanted events. See *Figure 113: Hysteresis example where VIN+ starts below VUP* on page 395 for illustration of the effect of an active hysteresis on a noisy input signal.

The COMP can be configured to operate in two main operation modes, differential mode and single-ended mode, see MODE register for more information.

The COMP can, for both main operation modes, operate in different speed and power consumption modes, see MODE register. High-speed mode will consume more power compared to low-power mode, and low-power mode will result in slower response time compared to high-speed mode.

The immediate value of the COMP can be sampled to the RESULT register by triggering the SAMPLE task.

A selectable current can be applied (ISOURCE register) on the currently selected AINx line. Enabling the block creates a feedback path around the comparator, forming a relaxation oscillator. The circuit will sink current from VIN+ when the comparator output is high, and source current into VIN+ when the comparator output is low. The frequency of the oscillator is dependent on the capacitance at the analog input pin, the reference voltages and the value of the current source. In this mode, only a capacitive sensor needs to be attached between the analog input pin and ground. With a selected current of 10 μ A, VUP-VDOWN equal to 1 V, and an external capacity of typically 10 pF, the resulting oscillation frequency is around 500 kHz.

The frequency of the oscillator can be calculated as

```
f_OSC = I_SOURCE / (2C \cdot (VUP-VDOWN))
```

38.1 Shared resources

The COMP shares analog resources with the SAADC and LPCOMP peripherals.

While it is possible to use SAADC at the same time as COMP or LPCOMP, COMP and LPCOMP are mutually exclusive: enabling one will automatically disable the other. In addition, when using SAADC and COMP or LPCOMP simultaneously, it is not possible to select the same analog input pin for both modules.

Important: The COMP peripheral shall not be disabled (by writing to the ENABLE register) before the peripheral has stopped. Failing to do so may result in unpredictable behaviour.

38.2 Differential mode

In differential mode, the reference input VIN- is derived directly from one of the AINx pins.

In this mode, the impedance on VIN-'s signal path is equal to the impedance on VIN+'s signal path. See Z_{COMPVINP} and $Z_{\text{COMPVINND}}$ for more information. In differential mode, the PSEL, MODE and EXTREFSEL registers must be configured before the COMP is enabled via the ENABLE register. When HYST is turned on while in this mode, the Output of the comparator (and associated events) will change from ABOVE to BELOW whenever VIN+ becomes smaller than (VIN- - (V_{DIFFHYST} / 2)). Similarly, it will change from BELOW to ABOVE whenever VIN+ becomes larger than (VIN- + (V_{DIFFHYST} / 2)), as illustrated in *Figure 111: Hysteresis enabled in differential mode* on page 394.



Restriction: Depending on the device, not all the analog inputs may be available for each MUX.




Figure 110: Comparator in differential mode




Figure 111: Hysteresis enabled in differential mode

38.3 Single-ended mode

In single-ended mode, VIN- is derived from the Reference Ladder.

The Reference Ladder uses the reference voltage VREF to derive two new voltage references, VUP and VDOWN. VUP and VDOWN are configured via THUP and THDOWN in the TH register. VREF can be sourced from any of the available references sources as illustrated in *Figure 112: Comparator in single-ended mode* on page 395. This is configured via EXTREFSEL and REFSEL.

When the comparator core detects that VIN+ > VIN-, i.e. ABOVE as per the RESULT register, VIN- will switch to VDOWN. When VIN- falls below VIN- again, VIN- will be switched back to VUP. By specifying VUP larger than VDOWN, a hysteresis as illustrated in *Figure 113: Hysteresis example where VIN+ starts below VUP* on page 395 and *Figure 114: Hysteresis example where VIN+ starts above VUP* on page 396 can be generated. In single-ended mode, the PSEL, MODE, EXTREFSEL, REFSEL and TH registers must be configured before the COMP is enabled via the ENABLE register.

Restriction: Depending on the device, not all the analog inputs may be available for each MUX.

Writing to the HYST register has no effect in single-ended mode, and the content of this register is ignored.






Figure 112: Comparator in single-ended mode




Figure 113: Hysteresis example where VIN+ starts below VUP






Figure 114: Hysteresis example where VIN+ starts above VUP

38.4 Pin configuration

The user can use the PSEL register to select one of the analog input pins, AINO through AINO, as input VIN +.

See *Figure 112: Comparator in single-ended mode* on page 395. Similarly the user can use the EXTREFSEL register to select one of the AINx analog input pins as reference input, in case AREF is selected in REFSEL. The selected analog pins will be acquired by the COMP when it is enabled via the ENABLE register.

Depending on the device, not all the analog inputs may be available for each MUX. See PSEL and EXTREFSEL register definition for more information about which analog pins are available on a particular device.

38.5 Registers

Table 91: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x40013000	COMP	COMP	General purpose comparator		

Table 92: Register Overview

Register	Offset	Description
TASKS_START	0x000	Start comparator
TASKS_STOP	0x004	Stop comparator
TASKS_SAMPLE	0x008	Sample comparator value
EVENTS_READY	0x100	COMP is ready and output is valid
EVENTS_DOWN	0x104	Downward crossing
EVENTS_UP	0x108	Upward crossing
EVENTS_CROSS	0x10C	Downward or upward crossing
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt



Register	Offset	Description
INTENCLR	0x308	Disable interrupt
RESULT	0x400	Compare result
ENABLE	0x500	COMP enable
PSEL	0x504	Pin select
REFSEL	0x508	Reference source select
EXTREFSEL	0x50C	External reference select
ТН	0x530	Threshold configuration for hysteresis unit
MODE	0x534	Mode configuration
HYST	0x538	Comparator hysteresis enable
ISOURCE	0x53C	Current source select on analog input

38.5.1 SHORTS

Address offset: 0x200 Shortcut register

Bit	number	31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			E D C B A
Res	set 0x00000000	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field Value Id	Value	Description
Α	RW READY_SAMPLE		Shortcut between READY event and SAMPLE task
			See EVENTS_READY and TASKS_SAMPLE
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
В	RW READY_STOP		Shortcut between READY event and STOP task
			See EVENTS_READY and TASKS_STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
С	RW DOWN_STOP		Shortcut between DOWN event and STOP task
			See EVENTS_DOWN and TASKS_STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
D	RW UP_STOP		Shortcut between UP event and STOP task
			See EVENTS_UP and TASKS_STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
Ε	RW CROSS_STOP		Shortcut between CROSS event and STOP task
			See EVENTS_CROSS and TASKS_STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut

38.5.2 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit	number		31	. 30	29	28	3 27	26	25	24	23	22	21 2	0 1	19 1	8 1	7 1	6 1	5 1	4 1	3 12	2 11	10	9	8	7	6	5	4	3	2	1 0
Id																														D	С	В А
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0 () () () () () (0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	lue							De	scri	ptio	n																		
Α	RW READY										Ena	able	oro	lisa	ble	inte	erru	pt	for	REA	DY	eve	nt									
											See	e EV	'ENT	S_F	REA	DΥ																
		Disabled	0								Dis	abl	e																			
		Enabled	1								Ena	able	9																			
В	RW DOWN										Ena	able	ord	lisa	ble	inte	erru	pt 1	for	DO	٧N	eve	nt									
											See	e EV	ENT	S_E	oov	VN																



Bit	number		31	30	29	28	27	26 2	5 2	4 2	3 22	21 2	0 1	19 1	8 1	.7 1	6 1	5 14	1 13	12	11	10	9	8	7	6	5 4	4 3	2	1	0
Id																												C) C	В	Α
Res	et 0x00000000		0	0	0	0	0	0 (0 (0 (0	0 ()	0 (0 (0 (0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0
Id	RW Field	Value Id	Va	lue						D	escr	iption	ı																		
		Disabled	0							D	isab	е																			
		Enabled	1							Е	nabl	е																			
С	RW UP							Enal	ole (or c	isab	le inte	erri	upt	for	UP	eve	nt													
										S	ee <i>E</i>	/ENT	s_L	JP																	
		Disabled	0					Disa	ble																						
		Enabled	1					Enal	ole																						
D	RW CROSS									Е	nable	e or d	isa	ble i	inte	erru	pt f	or C	ROS	SS ev	/ent										
										S	ee <i>E</i> l	/ENTS	<u></u> c	ROS	SS																
		Disabled	0							D	isabl	e																			
		Enabled	1							Е	nable	9																			

38.5.3 INTENSET

Address offset: 0x304

Enable interrupt

·			
Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C B A
Reset 0x00000000		0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value	Description
A RW READY			Write '1' to Enable interrupt for READY event
			See EVENTS_READY
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW DOWN			Write '1' to Enable interrupt for DOWN event
			See EVENTS_DOWN
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW UP			Write '1' to Enable interrupt for UP event
			See EVENTS_UP
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW CROSS			Write '1' to Enable interrupt for CROSS event
			See EVENTS_CROSS
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

38.5.4 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30	29	28	27	26	25	24	23	22	21	20 :	19 1	18 1	7 1	6 1	5 1	4 13	3 12	11	10	9	8	7	6	5 .	1 3	2	1	0
Id																											D	С	В	Α
Reset 0x00000000		0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0) (0	0	0	0	0	0	0	0	0	0	0	0	0
Id RW Field	Value Id	Value							De	scri	ptic	n																		
A RW READY								W	rite	'1'	to D	isal	ble i	inte	rru	pt f	or R	EAD)Y e	ven	t									Ξ
									See	e <i>EV</i>	'EN	rs_i	REA	DY																
	Clear	1							Dis	able	е																			



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			D C B A
Reset 0x00000000		0 0 0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Id RW Field	Value Id	Value	Description
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW DOWN			Write '1' to Disable interrupt for DOWN event
			See EVENTS_DOWN
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW UP			Write '1' to Disable interrupt for UP event
			See EVENTS_UP
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW CROSS			Write '1' to Disable interrupt for CROSS event
			See EVENTS_CROSS
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

38.5.5 RESULT

Address offset: 0x400

Compare result

Bit	nu	mb	er		31 3	0 29	9 28	3 27	7 26	25	24	23	22	21 2	20 :	19 :	18	17 :	16	15 :	14 :	13 :	12 :	11 1	.0	9	8	7	6	5	4	3	2	1 (0
Id																																		,	Д
Res	et	0x0	00000000		0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (o
Id		RW	Field	Value Id	Valu	e						De	scri	ptio	n																				
Α		R	RESULT						Re	esult	t of	last	cor	npa	ıre.	Dec	cisio	on p	oir	ıt S	٩M	PLE	tas	k.											
				Below	0				In	put	vol	tage	e is b	oelo	w t	he 1	thre	esh	blc	1IV)	۱+ ۹	< VI	N-)												
				Above	1				In	put	vol	tage	e is a	abov	ve t	he 1	thre	esh	blc	1IV)	V+ :	> VI	N-)												

38.5.6 ENABLE

Address offset: 0x500

COMP enable

Bit number		31 30 29 28	27 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10	0 9 8 7 6 5 4 3 2 1 0
Id					A A
Reset 0x00000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A RW ENABLE			Enable or disable COMP		
	Disabled	0	Disable		
	Enabled	2	Enable		

38.5.7 PSEL

Address offset: 0x504

Pin select

Bit number		31	30 2	29 2	28 2	7 20	6 2!	5 24	4 2	3 2	2 2	1 2	0 1	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
Id																													Α	. A	. A
Reset 0x00000000		0	0	0	0 (0	0	0) (0) (0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id RW Field	/alue Id	Val	lue						D	esc	rip	tior																			

A RW PSEL Analog pin select



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		ААА
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value Description
	AnalogInput0	0 AINO selected as analog input
	AnalogInput1	1 AIN1 selected as analog input
	AnalogInput2	2 AIN2 selected as analog input
	AnalogInput3	3 AIN3 selected as analog input
	AnalogInput4	4 AIN4 selected as analog input
	AnalogInput5	5 AIN5 selected as analog input
	AnalogInput6	6 AIN6 selected as analog input
	AnalogInput7	7 AIN7 selected as analog input

38.5.8 REFSEL

Address offset: 0x508 Reference source select

Bit	number		33	1 30	29	28	3 27	7 26	5 25	5 24	4 23	3 22	2 21	. 20	19	18	17	7 16	5 15	5 14	4 13	3 12	2 1	1 10	9	8	7	6	5	4	3	2	1	0
Id																																Α	Α	Α
Res	et 0x00000004		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Id	RW Field	Value Id	V	alue							D	esc	ripti	ion																				
Α	RW REFSEL										R	efer	enc	e se	elec	t																		
		Int1V2	0								٧	REF	= in	iter	nal	1.2	V r	efe	rer	nce	(VE	DD:	>= 1	۱.7 ۱	/)									
		Int1V8	1								٧	REF	= in	iter	nal	1.8	V r	efe	rer	nce	(VE	DD :	>= \	/RE	F + (0.2	V)							
		Int2V4	2								٧	REF	= in	iter	nal	2.4	V r	efe	rer	nce	(VE	DD :	>= \	/RE	F + (0.2	V)							
		VDD	4								٧	REF	= V	DD																				
		ARef	7								٧	REF	= A	REF	(V	DD	>=	VRI	EF >	>= A	RE	FΜ	IN)											

38.5.9 EXTREFSEL

Address offset: 0x50C External reference select

Bit number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW EXTREFSEL			External analog reference select
	AnalogReference0	0	Use AINO as external analog reference
	AnalogReference1	1	Use AIN1 as external analog reference

38.5.10 TH

Address offset: 0x530

Threshold configuration for hysteresis unit

Bit	number		31	30 2	29 2	8 2	7 26	25	24	23	22 :	21 2	0 1	9 1	8 17	7 16	15	14	13	12	11 :	10	9	8	7	6	5	4	3 2	1	. 0
Id																			В	В	В	В	В	В			Α	A A	А А	Α	А
Res	et 0x00000000		0	0	0 (0 0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Val	ue						Des	scrip	otio	n																		
Α	RW THDOWN		[63	:0]						VD	OW	N =	(TH	DO'	WN-	+1)/	64*	VRI	F												
В	RW THUP		[63	:0]						VU	P = (ТН	JP+	1)/(54*\	/RE	F														

38.5.11 MODE

Address offset: 0x534 Mode configuration



Bit r	umber		31	30	29 2	28 2	27 2	6 2	5 2	4 2	3 2	2 2	1 20) 1	9 1	3 1	7 16	15	14	13	12 1	.1 10	9	8	7	6	5	4	3 2	1	0
Id																								В						Α	. А
Res	et 0x00000000		0	0	0	0	0	0 0	(0 () (0 (0	(0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Va	lue						D	esc	crip	tion	ı																	
Α	RW SP									S	реє	ed a	nd į	oov	ver	mo	de														
		Low	0							L	ow	роч	wer	mc	ode																
		Normal	1							N	lorr	mal	mo	de																	
		High	2							Н	igh	spe	eed	mc	ode																
В	RW MAIN									Ν	1air	n op	oera	tio	n m	ode	•														
		SE	0							S	ing	le e	nde	d n	nod	e															
		Diff	1							D	iffe	erer	ntial	mo	ode																

38.5.12 HYST

Address offset: 0x538

Comparator hysteresis enable

Bit	number		3	1 3	29	9 2	8 2	7 2	26 2	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																			Д
Res	et 0x00000000		0	C	0	0) () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	o
Id	RW Field	Value Id	٧	alu	е							Des	scri	ptic	on																				
Α	RW HYST											Cor	npa	rat	or l	nyst	tere	esis																	
		NoHyst	0									Cor	npa	rat	or h	nyst	tere	esis	dis	abl	ed														
		Hyst50mV	1									Cor	npa	irat	or l	nyst	tere	esis	ena	able	d														

38.5.13 ISOURCE

Address offset: 0x53C

Current source select on analog input

Bit	number		31	30 2	9 2	28 2	7 2	5 2!	5 24	1 23	22	21	20	19 1	18 1	7 1	6 1	5 14	13	12	11 1	0 9	8	7	6	5	4	3	2	1 ()
Id																														A A	Å.
Res	et 0x00000000		0	0 ()	0 (0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 0)
Id	RW Field	Value Id	Val	ue						De	escr	iptio	on																		
Α	RW ISOURCE									Cc	mp	arat	or h	nyst	eres	is															Ī
		Off	0							Cι	ırre	nt s	ourc	e di	sab	led															
		len2mA5	1							Cι	ırre	nt s	ourc	e e	nabl	ed (+/-	2.5	uA)												
		len5mA	2							Cι	ırre	nt s	ourc	e e	nabl	ed ((+/-	5 u	A)												
		len10mA	3							Cι	ırre	nt s	ourc	e e	nabl	ed (+/-	10	uA)												

38.6 Electrical specification

38.6.1 COMP Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
I _{COMP,LP}	Core run current in low power mode		2		μΑ
I _{COMP,N}	Core run current in normal mode		5		μΑ
I _{COMP,HS}	Core run current in high-speed mode		10		μΑ
t _{PROPDLY,LP}	Propagation delay, low power mode ^a		0.6		μS
t _{PROPDLY,N}	Propagation delay, normal mode ^a		0.2		μS
t _{PROPDLY,HS}	Propagation delay, high-speed mode ^a		0.1		μS
I _{SOURCE}	Configurable input current provided by the output driven				μΑ
	current source.				
I _{SOURCE,A}			2.5		μΑ
I _{SOURCE,B}			5.0		μΑ
I _{SOURCE,C}			10.0		μΑ

^a Propagation delay is with 10mV overdrive.



Symbol	Description	Min.	Тур.	Max.	Units
V _{DIFFHYST}	Optional hysteresis applied to differential input		30		mV
V _{VDD-VREF}	Required difference between VDD and a selected VREF, VDD >	0.3			V
	VREF				
I _{INT_REF}	Current used by the internal bandgap reference when selected		13		μΑ
	as source for VREF				
t _{INT_REF,START}	Startup time for the internal bandgap reference		50	80	μS
E _{INT_REF}	Internal bandgap reference error	-3		3	%
R _{LADDER}	Reference ladder resistance, ILADDER = VREF / RLADDER		550		kΩ
V _{INPUTOFFSET}	Input offset	-10		10	mV
D _{NLLADDER}	Differential non-linearity of reference ladder		<0.1		LSB
t _{COMP,START}	Startup time for the comparator core		3		μS

Total comparator run current must be calculated from the I_{COMP} , I_{INT_REF} , I_{SOURCE} and I_{LADDER} values for a given reference voltage.



39 LPCOMP — Low power comparator

LPCOMP compares an input voltage against a reference voltage.

Listed here are the main features of LPCOMP:

- 0 VDD input range
- · Ultra low power
- Eight input options (AINO to AIN7)
- · Reference voltage options:
 - · Two external analog reference inputs, or
 - 15-level internal reference ladder (VDD/16)
- · Optional hysteresis enable on input
- · Wakeup source from OFF mode

In System ON, the LPCOMP can generate separate events on rising and falling edges of a signal, or sample the current state of the pin as being above or below the selected reference. The block can be configured to use any of the analog inputs on the device. Additionally, the low power comparator can be used as an analog wakeup source from System OFF or System ON. The comparator threshold can be programmed to a range of fractions of the supply voltage.

Restriction: LPCOMP cannot be used (STARTed) at the same time as COMP. Only one comparator can be used at a time.




Figure 115: Low power comparator

The wakeup comparator (LPCOMP) compares an input voltage (VIN+), which comes from an analog input pin selected via the PSEL register against a reference voltage (VIN-) selected via the *REFSEL* on page 408 and *EXTREFSEL* registers.

The *PSEL*, *REFSEL*, and *EXTREFSEL* registers must be configured before the LPCOMP is enabled through the *ENABLE* register.

The *HYST* register allows enabling an optional hysteresis in the comparator core. This hysteresis is in the order of magnitude of 50 mV, and shall prevent noise on the signal to create unwanted events. See *Figure 116: Effect of hysteresis on a noisy input signal* on page 404 for illustration of the effect of an active hysteresis on a noisy input signal. It is disabled by default, and shall be configured before enabling LPCOMP as well.

The LPCOMP is started by triggering the START task. After a start-up time of t_{LPCOMP,STARTUP} the LPCOMP will generate a READY event to indicate that the comparator is ready to use and the output of the LPCOMP is correct. The LPCOMP will generate events every time VIN+ crosses VIN-. More specifically, every time VIN+ rises above VIN- (upward crossing) an UP event is generated along with a CROSS event. Every time VIN+ falls below VIN- (downward crossing), a DOWN event is generated along with a CROSS event. When



hysteresis is enabled, the upward crossing level becomes (VIN- + VHYST/2), and the downward crossing level becomes (VIN- - VHYST/2).

The LPCOMP is stopped by triggering the STOP task.




Figure 116: Effect of hysteresis on a noisy input signal

LPCOMP will be operational in both System ON and System OFF mode when it is enabled through the ENABLE register. See *POWER* — *Power supply* on page 78 for more information about power modes. Note that it is not allowed to go to System OFF when a READY event is pending to be generated.

All LPCOMP registers, including *ENABLE*, are classified as retained registers when the LPCOMP is enabled. However, when the device wakes up from System OFF, all LPCOMP registers will be reset.

The LPCOMP can wake up the system from System OFF by asserting the ANADETECT signal. The ANADETECT signal can be derived from any of the event sources that generate the UP, DOWN and CROSS events. In case of wakeup from System OFF, no events will be generated, only the ANADETECT signal. See the ANADETECT register (*ANADETECT* on page 408) for more information on how to configure the ANADETECT signal.

The immediate value of the LPCOMP can be sampled to *RESULT* on page 407 by triggering the SAMPLE task.

See *RESETREAS* on page 85 for more information on how to detect a wakeup from LPCOMP.

39.1 Shared resources

The LPCOMP shares resources with other peripherals.

The LPCOMP shares analog resources with SAADC and COMP. While it is possible to use SAADC at the same time as COMP or LPCOMP, COMP and LPCOMP are mutually exclusive: enabling one will automatically disable the other. In addition, when using SAADC and COMP or LPCOMP simultaneously, it is not possible to select the same analog input pin for both modules.

The LPCOMP peripheral shall not be disabled (by writing to the ENABLE register) before the peripheral has been stopped. Failing to do so may result in unpredictable behaviour.

39.2 Pin configuration

You can use the LPCOMP.PSEL register to select one of the analog input pins, AINO through AIN7, as the analog input pin for the LPCOMP.

See *GPIO* — *General purpose input/output* on page 111 for more information about the pins. Similarly, you can use *EXTREFSEL* on page 408 to select one of the analog reference input pins, AINO and AIN1, as input for AREF in case AREF is selected in *EXTREFSEL* on page 408. The selected analog pins will be acquired by the LPCOMP when it is enabled through *ENABLE* on page 407.



39.3 Registers

Table 93: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x40013000	LPCOMP	LPCOMP	Low power comparator		

Table 94: Register Overview

Register	Offset	Description
TASKS_START	0x000	Start comparator
TASKS_STOP	0x004	Stop comparator
TASKS_SAMPLE	0x008	Sample comparator value
EVENTS_READY	0x100	LPCOMP is ready and output is valid
EVENTS_DOWN	0x104	Downward crossing
EVENTS_UP	0x108	Upward crossing
EVENTS_CROSS	0x10C	Downward or upward crossing
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESULT	0x400	Compare result
ENABLE	0x500	Enable LPCOMP
PSEL	0x504	Input pin select
REFSEL	0x508	Reference select
EXTREFSEL	0x50C	External reference select
ANADETECT	0x520	Analog detect configuration
HYST	0x538	Comparator hysteresis enable

39.3.1 SHORTS

Address offset: 0x200

Shortcut register

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			E D C B A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW READY_SAMPLE			Shortcut between READY event and SAMPLE task
			See EVENTS_READY and TASKS_SAMPLE
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
B RW READY_STOP			Shortcut between READY event and STOP task
			See EVENTS_READY and TASKS_STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
C RW DOWN_STOP			Shortcut between DOWN event and STOP task
			See EVENTS_DOWN and TASKS_STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
D RW UP_STOP			Shortcut between UP event and STOP task
			See EVENTS_UP and TASKS_STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
E RW CROSS_STOP			Shortcut between CROSS event and STOP task
			See EVENTS_CROSS and TASKS_STOP
	Disabled	0	Disable shortcut



Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			E D C B A
Reset 0x00000000		0 0 0 0	
ld RW Field	Value Id	Value	Description
	Enabled	1	Enable shortcut

39.3.2 INTENSET

Address offset: 0x304

Enable interrupt			
Bit number Id			24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 D C B A
Reset 0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description PEANY AND ASSESSMENT OF THE PEANY AND ASSESSME
A RW READY			Write '1' to Enable interrupt for READY event
			See EVENTS_READY
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW DOWN			Write '1' to Enable interrupt for DOWN event
			See EVENTS_DOWN
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW UP			Write '1' to Enable interrupt for UP event
			See EVENTS_UP
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW CROSS			Write '1' to Enable interrupt for CROSS event
			See EVENTS_CROSS
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

39.3.3 INTENCLR

Address offset: 0x308 Disable interrupt

Bit	number		31	30 2	9 :	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
Id) C	В	Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Va	lue							Des	scr	iptic	on																			
Α	RW READY										Wr	rite	'1' t	o D	isal	ble	int	errı	ıpt	for	REA	ADY	eve	ent									
											See	e <i>E</i> \	VEN ⁻	TS_	REA	4 <i>D</i> }	,																
		Clear	1								Dis	sabl	le																				
		Disabled	0								Rea	ad:	Disa	able	ed																		
		Enabled	1								Rea	ad:	Ena	ble	d																		
В	RW DOWN										Wr	rite	'1' t	o D	isal	ble	int	errı	upt	for	DO	WN	lev	ent									
											See	e <i>E</i> \	VEN	TS_	DO	W١	V																
		Clear	1								Dis	sabl	le																				
		Disabled	0								Rea	ad:	Disa	able	ed																		
		Enabled	1								Rea	ad:	Ena	ble	d																		
С	RW UP										Wr	rite	'1' t	o D	isal	ble	int	errı	ıpt	for	UP	eve	nt										
											See	e <i>E</i> \	VEN	TS_	UP																		



Bit number		31	l 30	29	28	27 :	26	25 :	24	23	22	21	20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6	5 -	4 : 1	3 2) C	1 B	0 A
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0
Id RW Field	Value Id	Va	alue							De	scri	ptic	on																			
	Clear	1								Dis	abl	e																				
	Disabled	0								Rea	ad:	Dis	able	ed																		
	Enabled	1								Rea	ad:	Ena	ble	d																		
D RW CROSS										Wr	ite	'1' t	o D	isal	le	inte	rru	pt f	or (CRC	OSS	eve	nt									
										See	e <i>EV</i>	/EN	TS_	CRO	oss																	
	Clear	1								Dis	abl	e																				
	Disabled	0								Rea	ad:	Dis	able	ed																		
	Enabled	1								Rea	ad:	Ena	ble	d																		

39.3.4 RESULT

Address offset: 0x400

Compare result

5 4 3 2 1 0
А
0 0 0 0 0 0
Deprecated

39.3.5 ENABLE

Address offset: 0x500 Enable LPCOMP

	Bit number		31 30 29 28 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1	d			A A
ı	Reset 0x00000000		0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ı	d RW Field	Value Id	Value	Description
1	A RW ENABLE			Enable or disable LPCOMP
		Disabled	0	Disable
		Enabled	1	Enable

39.3.6 PSEL

Address offset: 0x504

Input pin select

Bit number Id	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A RW PSEL	Analog pin select
AnalogInput0	0 AINO selected as analog input
AnalogInput1	1 AIN1 selected as analog input
AnalogInput2	2 AIN2 selected as analog input
AnalogInput3	3 AIN3 selected as analog input
AnalogInput4	4 AIN4 selected as analog input
AnalogInput5	5 AIN5 selected as analog input
AnalogInput6	6 AIN6 selected as analog input
AnalogInput7	7 AIN7 selected as analog input



39.3.7 REFSEL

Address offset: 0x508 Reference select

31 30 29 28 2	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	A A A A
0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Value	Description
	Reference select
0	VDD * 1/8 selected as reference
1	VDD * 2/8 selected as reference
2	VDD * 3/8 selected as reference
3	VDD * 4/8 selected as reference
4	VDD * 5/8 selected as reference
J 5	VDD * 6/8 selected as reference
6	VDD * 7/8 selected as reference
7	External analog reference selected
ld 8	VDD * 1/16 selected as reference
ld 9	VDD * 3/16 selected as reference
ld 10	VDD * 5/16 selected as reference
ld 11	VDD * 7/16 selected as reference
ld 12	VDD * 9/16 selected as reference
'dd 13	VDD * 11/16 selected as reference
'dd 14	VDD * 13/16 selected as reference
'dd 15	VDD * 15/16 selected as reference
	0 0 0 0 0 Value 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

39.3.8 EXTREFSEL

Address offset: 0x50C External reference select

Bit	number		3	1 3	0 2	9 2	8 2	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12 :	11 :	10	9	8	7	6	5	4	3	2	1 0	
Id																																		Д	ı
Res	et 0x00000000		0	() () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0)
Id	RW Field	Value Id	٧	/alu	e							Des	cri	ptic	on																				
Α	RW EXTREFSEL											Ext	ern	al a	ınal	og	refe	erer	ice	sele	ect														ī
		AnalogReference0	0	1								Use	ΑI	N0	as e	exte	erna	ıl ar	nalo	g r	efei	end	e												
		AnalogReference1	1									Use	ΑI	N1	as e	exte	erna	ıl ar	nalo	g r	efei	end	e												

39.3.9 ANADETECT

Address offset: 0x520

Analog detect configuration

Bit	number		31	30	29	28	27 :	26 2	25 2	24 2	23 2	2 2	1 2	0 19	9 18	17	16	15	14	L3 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
Id																														Α	А
Res	et 0x00000000		0	0	0	0	0	0	0 (0	0 (0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Va	alue							Desc	crip	tior	١.																	
Α	RW ANADETECT									P	Anal	log	dete	ect o	conf	igu	ratio	on													
		Cross	0							C	Sen	erat	te A	NAI	DET	ECT	on	cros	sing	, bo	th (ıpwa	ard	cros	sin	g an	d				
										c	low	nw	ard	cros	ssin	g															
		Up	1							(Gen	erat	te A	NAI	DET	ECT	on	upw	ard	cro	ssin	g on	ly								
		Down	2							C	Sen	erat	te A	NAI	DET	ECT	on	dov	nw	ard	cros	sing	on	ly							

39.3.10 HYST

Address offset: 0x538

Comparator hysteresis enable



Bit	number		3	1 3	0 2	9 2	8 2	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																			Α
Res	et 0x00000000		0) () (0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	٧	/alu	e							Des	cri	otic	on																				
Α	RW HYST											Cor	npa	ırat	or	hys	tere	esis	ena	able	:														Т
		NoHyst	0)								Cor	npa	ırat	or	hys	tere	esis	dis	able	ed														
		Hyst50mV	1									Cor	npa	rat	or	hys	tere	esis	dis	able	ed (typ	. 50	m۱	/)										

39.4 Electrical specification

39.4.1 LPCOMP Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
I _{LPC}	Run current for low power comparator		0.5		μΑ
t _{LPCANADET}	Time from VIN crossing (>=50mV above threshold) to		5		μs
	ANADETECT signal generated.				
E _{REFLADDER}	Error in reference ladder threshold voltage	-30		30	mV
V _{HYST}	Optional hysteresis		30		mV



40 WDT — Watchdog timer

A countdown watchdog timer using the low-frequency clock source (LFCLK) offers configurable and robust protection against application lock-up.

The watchdog timer is started by triggering the START task.

The watchdog can be paused during long CPU sleep periods for low power applications and when the debugger has halted the CPU. The watchdog is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. When the watchdog timer is started through the START task, the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The watchdog's timeout period is given by:

```
timeout [s] = ( CRV + 1 ) / 32768
```

When started, the watchdog will automatically force the 32.768 kHz RC oscillator on as long as no other 32.768 kHz clock source is running and generating the 32.768 kHz system clock, see chapter *CLOCK* — *Clock control* on page 101.

40.1 Reload criteria

The watchdog has eight separate reload request registers, which shall be used to request the watchdog to reload its counter with the value specified in the CRV register. To reload the watchdog counter, the special value 0x6E524635 needs to be written to all enabled reload registers.

One or more RR registers can be individually enabled through the RREN register.

40.2 Temporarily pausing the watchdog

By default, the watchdog will be active counting down the down-counter while the CPU is sleeping and when it is halted by the debugger. It is however possible to configure the watchdog to automatically pause while the CPU is sleeping as well as when it is halted by the debugger.

40.3 Watchdog reset

A TIMEOUT event will automatically lead to a watchdog reset.

See *Reset* on page 82 for more information about reset sources. If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset will be postponed with two 32.768 kHz clock cycles after the TIMEOUT event has been generated. Once the TIMEOUT event has been generated, the impending watchdog reset will always be effectuated.

The watchdog must be configured before it is started. After it is started, the watchdog's configuration registers, which comprise registers CRV, RREN, and CONFIG, will be blocked for further configuration.

The watchdog can be reset from several reset sources, see *Reset behavior* on page 83.

When the device starts running again, after a reset, or waking up from OFF mode, the watchdog configuration registers will be available for configuration again.



40.4 Registers

Table 95: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40010000	WDT	WDT	Watchdog timer	

Table 96: Register Overview

Register	Offset	Description
TASKS_START	0x000	Start the watchdog
EVENTS_TIMEOUT	0x100	Watchdog timeout
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RUNSTATUS	0x400	Run status
REQSTATUS	0x404	Request status
CRV	0x504	Counter reload value
RREN	0x508	Enable register for reload request registers
CONFIG	0x50C	Configuration register
RR[0]	0x600	Reload request 0
RR[1]	0x604	Reload request 1
RR[2]	0x608	Reload request 2
RR[3]	0x60C	Reload request 3
RR[4]	0x610	Reload request 4
RR[5]	0x614	Reload request 5
RR[6]	0x618	Reload request 6
RR[7]	0x61C	Reload request 7

40.4.1 INTENSET

Address offset: 0x304

Enable interrupt

Bit number	31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A
Reset 0x00000000	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
A RW TIMEOUT		Write '1' to Enable interrupt for TIMEOUT event
		See EVENTS_TIMEOUT
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

40.4.2 INTENCLR

Address offset: 0x308

Disable interrupt

3 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
А
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Pescription
Vrite '1' to Disable interrupt for TIMEOUT event
ee <i>EVENTS_TIMEOUT</i>
bisable
ead: Disabled
ead: Enabled
o V



40.4.3 RUNSTATUS

Address offset: 0x400

Run status

Bit	numb	er		3	1 30	29	28	27	26	25	24	23 2	22 2:	20	19	18	17	16 1	5 1	4 13	3 12	11	10	9	8	7	6	5	4	3	2	1 0
Id																																Α
Res	et 0x0	0000000		0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	٧	'alue	•						Des	cript	ion																		
Α	R	RUNSTATUS										Indi	cate	s wh	eth	er o	rno	t th	e w	atch	dog	is r	unn	ing								
			NotRunning	0								Wat	tchd	og n	ot r	unni	ing															
			Running	1								Wat	tchd	og is	run	nin	g															

40.4.4 REQSTATUS

Address offset: 0x404

Request status

1 (0	que	31 Status																													
Bit	numb	er		31	30	29	28 2	7 26	5 25	24	23	22 21	20 1	19 1	.8 1	L7 1	6 1	.5 1	4 13	12	11	10	9	8	7	6	5	4 3	2	1	0
Id																									Н	G	F	E C	C	В	Α
Res	et 0x(0000001		0	0	0	0 (0	0	0	0	0 0	0	0 (0	0 ()	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	1
Id	RW	Field	Value Id	Va	llue						De	escription	on																		
Α	R	RRO									Re	quest s	tatu	s fo	r R	R[0]	re	giste	r												
			DisabledOrRequested	0							RR	l[0] regi	ister	is n	ot	enal	ole	d, o	are	alre	ad	y re	que	estir	ng r	elo	ad				
			${\sf EnabledAndUnrequested}$	1							RR	l[0] regi	ister	is e	nal	oled	, aı	nd a	re n	ot ye	et re	eque	esti	ng i	elo	ad					
В	R	RR1									Re	quest s	tatu	s fo	r R	R[1]	re	giste	r												
			DisabledOrRequested	0							RR	[1] regi	ister	is n	ot	enal	ble	d, o	are	alre	ad	y re	que	estir	ng r	elo	ad				
			${\sf EnabledAndUnrequested}$	1							RR	[1] regi	ister	is e	nal	oled	, aı	nd a	re n	ot ye	et re	eque	esti	ng i	elo	ad					
С	R	RR2									Re	quest s	tatu	s fo	r R	R[2]	re	giste	r												
			DisabledOrRequested	0							RR	[2] regi	ister	is n	ot	enal	ole	d, o	are	alre	ad	y re	que	estir	ng r	elo	ad				
			${\sf EnabledAndUnrequested}$	1							RR	[2] regi	ister	is e	nal	oled	, aı	nd a	re n	ot ye	et re	eque	esti	ng i	elo	ad					
D	R	RR3									Re	quest s	tatu	s fo	r R	R[3]	re	giste	r												
			DisabledOrRequested	0							RR	(3) regi	ister	is n	ot	enal	ble	d, o	are	alre	ad	y re	que	estir	ng r	elo	ad				
			${\sf EnabledAndUnrequested}$	1							RR	(3] regi	ister	is e	nal	oled	, aı	nd a	re n	ot ye	et re	eque	esti	ng i	elo	ad					
Е	R	RR4									Re	quest s	tatu	s fo	r R	R[4]	re	giste	r												
			DisabledOrRequested	0							RR	(4) regi	ister	is n	ot	enal	ole	d, o	are	alre	ad	y re	que	estir	ng r	elo	ad				
			${\sf EnabledAndUnrequested}$	1							RR	(4) regi	ister	is e	nal	oled	, aı	nd a	re n	ot ye	et re	eque	esti	ng i	elo	ad					
F	R	RR5									Re	quest s	tatu	s fo	r R	R[5]	re	giste	r												
			DisabledOrRequested	0							RR	[5] regi	ister	is n	ot	enal	ble	d, o	are	alre	ad	y re	que	estir	ng r	elo	ad				
			${\sf EnabledAndUnrequested}$	1							RR	[5] regi	ister	is e	nal	oled	, aı	nd a	re n	ot ye	et re	eque	esti	ng i	elo	ad					
G	R	RR6									Re	quest s	tatu	s fo	r R	R[6]	re	giste	r												
			DisabledOrRequested	0							RR	(6) regi	ister	is n	ot	enal	ole	d, o	are	alre	ad	y re	que	estir	ng r	elo	ad				
			${\sf EnabledAndUnrequested}$	1							RR	(6) regi	ister	is e	nal	oled	, aı	nd a	re n	ot ye	et re	eque	esti	ng i	elo	ad					
Н	R	RR7									Re	quest s	tatu	s fo	r R	R[7]	re	giste	r												
			DisabledOrRequested	0							RR	[7] regi	ister	is n	ot	enal	ole	d, o	are	alre	ad	y re	que	estir	ng r	elo	ad				
			EnabledAndUnrequested	1							RR	[7] regi	ister	is e	nal	oled	, aı	nd a	re n	ot ye	et re	eque	esti	ng i	elo	ad					

40.4.5 CRV

Address offset: 0x504 Counter reload value

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF		1 1 1 1 1 1 1 1 1 1 111 1 1 1 1 1 1 1 1
Id RW Field	Value Id	Value Description
A RW CRV		[0x0000000F0xFFFFFFFCounter reload value in number of cycles of the 32.768 kHz

 $[0x0000000F..0xFFFFFFFCounter\ reload\ value\ in\ number\ of\ cycles\ of\ the\ 32.768\ kHz$

clock



40.4.6 RREN

Address offset: 0x508

Enable register for reload request registers

Bit	numb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					HGFEDCBA
Res	et Ox(0000001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
Α	RW	RRO			Enable or disable RR[0] register
			Disabled	0	Disable RR[0] register
			Enabled	1	Enable RR[0] register
В	RW	RR1			Enable or disable RR[1] register
			Disabled	0	Disable RR[1] register
			Enabled	1	Enable RR[1] register
С	RW	RR2			Enable or disable RR[2] register
			Disabled	0	Disable RR[2] register
			Enabled	1	Enable RR[2] register
D	RW	RR3			Enable or disable RR[3] register
			Disabled	0	Disable RR[3] register
			Enabled	1	Enable RR[3] register
Е	RW	RR4			Enable or disable RR[4] register
			Disabled	0	Disable RR[4] register
			Enabled	1	Enable RR[4] register
F	RW	RR5			Enable or disable RR[5] register
			Disabled	0	Disable RR[5] register
			Enabled	1	Enable RR[5] register
G	RW	RR6			Enable or disable RR[6] register
			Disabled	0	Disable RR[6] register
			Enabled	1	Enable RR[6] register
Н	RW	RR7			Enable or disable RR[7] register
			Disabled	0	Disable RR[7] register
			Enabled	1	Enable RR[7] register

40.4.7 CONFIG

Address offset: 0x50C Configuration register

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		C A
Reset 0x0000001		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW SLEEP		Configure the watchdog to either be paused, or kept running, while the
		CPU is sleeping
	Pause	O Pause watchdog while the CPU is sleeping
	Run	1 Keep the watchdog running while the CPU is sleeping
C RW HALT		Configure the watchdog to either be paused, or kept running,
		while the CPU is halted by the debugger
	Pause	O Pause watchdog while the CPU is halted by the debugger
	Run	1 Keep the watchdog running while the CPU is halted by the
		debugger

40.4.8 RR[0]

Address offset: 0x600 Reload request 0



Bit	nu	ımbe	er		31	30	29	28	3 2	7 26	5 25	24	23	22	21 20) 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id					A	AA	Α	Α	Д	A	Α	Α		ΑА	ΑА	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α ,	A A
Re	set	0x0	0000000		0	0	0	0	0	0	0	0		0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
Id		RW	Field	Value Id	Va	lue							De	scri	ption																			
Α	,	W	RR							Re	eloa	d r	equ	est i	regist	er																		
				Reload	0x	6E5	246	535	;	Vá	alue	to	req	ues	t a rel	oad	of t	he	wat	tcho	dog	tim	er											

40.4.9 RR[1]

Address offset: 0x604 Reload request 1

Bit n	umbe	er		31 30	29	28	27	26	25	24	23 2	22 2	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
Id				АА	Α	Α	Α	Α	Α	Α	Α	ΑA	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Δ ,	4 А
Rese	t 0x0	0000000		0 0	0	0	0	0	0	0	0	0 0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
ld	RW	Field	Value Id	Value	2						Des	crip	tion																			
Α	W	RR						Rel	load	d re	ques	st re	giste	er																		
			Reload	0x6E5	5246	535		Val	lue	to r	eau	est :	a relo	oad (of th	he v	wat	cho	log	tim	er											

40.4.10 RR[2]

Address offset: 0x608 Reload request 2

Bit	num	bei			31	30	29	28	27	26	25	24	23	22 2	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id					Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.Α	ΔА	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	4 А
Res	et 0	x00	000000		0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	R	W F	ield	Value Id	Val	ue							Des	crip	otion																			
Α	W	'	RR							Re	loa	d re	que	st re	egiste	er																		
				Reload)x6	E52	246	35		Va	lue	to i	requ	est	a relo	oad	of t	he	wat	cho	log	tim	er											

40.4.11 RR[3]

Address offset: 0x60C Reload request 3

Bit	numb	per		31	30	29	28	27	26	25	24	23	22	21	20 :	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)
Id				Α	Α	Α	Α	Α	Α	Α	Α	A	A	АА	١.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A
Res	et 0x	00000000		0	0	0	0	0	0	0	0	C	0	0 0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	o
Id	RW	/ Field	Value Id	Val	ue							De	scri	ptic	on																				
Α	W	RR							Re	loa	d re	que	est	regis	ster																				ī
			Reload	0x6	F52	46	35		Va	lue	to r	ear	iest	tan	eloa	ad c	of th	ne v	wat	cho	dop	tim	er												

40.4.12 RR[4]

Address offset: 0x610 Reload request 4

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Id		A A A A A A A A A A A A A A A A A A A	Α
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
Id RW Field	Value Id	Value Description	
A W RR		Reload request register	
	Reload	0x6E524635 Value to request a reload of the watchdog timer	

40.4.13 RR[5]

Address offset: 0x614 Reload request 5



Bit	number		31	30	29	28	27	26	25	24	- 23	3 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id			А	Α	Α	Α	Α	Α	Α	Α		A	4 A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	Δ.	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0		0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	lue							De	esc	ript	ion																			
Α	W RR							Re	loa	d re	equ	ıes	t reg	giste	r																		
		Reload	0x6	SE52	246	35		Va	lue	to	req	que	st a	relo	oad	of t	he	wat	cho	log	tim	er											

40.4.14 RR[6]

Address offset: 0x618 Reload request 6

Bit	numb	er		3	1 30	29	28	3 27	7 26	25	24	4 23	3 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id					АА	Α	Α	Α	A	Α	Α		A	4 A .	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et 0x	00000000		0	0	0	0	0	0	0	0		0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	٧	alu	•						D	esc	ripti	on																				
Α	W	RR							Re	loa	ıd r	equ	ıes	t reg	iste	r																			
			Reload	0:	x6E	524	635		Va	lue	to	rec	aue	st a	relo	ad	of t	he	wa	tcho	dog	tin	ner												

40.4.15 RR[7]

Address offset: 0x61C Reload request 7

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id				Δ	A	Α	Α	Α	Α	Α	Α	,	A A	Α Α	4	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	Д	А А
Res	et 0x	0000000		0	0	0	0	0	0	0	0	(0	0 0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	Va	lue							De	scr	ipti	on																			
Α	W	RR							Rel	loa	d re	que	est	regi	iste	r																		
			Reload	0x6	5E5	246	35		Val	lue	to i	req	ues	tar	relo	ad o	of t	he	wat	cho	log	tim	er											

40.5 Electrical specification

40.5.1 Watchdog Timer Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
I _{WDT}	Run current for watchdog timer		0.3	2	μΑ
t_{WDT}	Time out interval	458 μs		36 h	



41 SWI — Software interrupts

A set of interrupts have been reserved for use as software interrupts.

41.1 Registers

Table 97: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40014000	SWI	SWI0	Software interrupt 0	
0x40015000	SWI	SWI1	Software interrupt 1	
0x40016000	SWI	SWI2	Software interrupt 2	
0x40017000	SWI	SWI3	Software interrupt 3	
0x40018000	SWI	SWI4	Software interrupt 4	
0x40019000	SWI	SWI5	Software interrupt 5	



42 NFCT — Near field communication tag

The NFCT peripheral (referred to as the 'NFC peripheral' from now on) supports communication signal interface type A and 106 kbps bit rate from the NFC Forum.

With appropriate software, the NFC peripheral can be used to emulate the listening device NFC-A as specified by the NFC Forum.

Listed here are the main features for the NFC peripheral:

- NFC-A listen mode operation
 - · 13.56 MHz input frequency
 - Bit rate 106 kbps
- Wake-on-field low power field detection (SENSE) mode
- Frame assemble and disassemble for the NFC-A frames specified by the NFC Forum
- · Programmable frame timing controller
- · Integrated automatic collision resolution, CRC and parity functions

42.1 Overview

The NFC peripheral is an implementation of an NFC Forum compliant listening device NFC-A.




Figure 117: NFC block diagram

The NFC peripheral contains a 13.56 MHz AM receiver and a 13.56 MHz load modulator compatible with the NFC-A technology defined in the NFC Forum with 106 kbps data rate.

The received frames will be automatically disassembled and the data part of the frame transferred to RAM. When transmitting, the frame data will be transferred directly from RAM and transmitted with configurable frame type and delay timing. The system will be notified by an event whenever a complete frame is received or sent.

It also supports the collision detection and resolution ("anticollision") as defined by the NFC Forum.



Wake-on-field is supported in SENSE mode while the device is either in System OFF or System ON mode. When the antenna enters an NFC field, an event will be triggered notifying the system to activate the NFC functionality for incoming frames. In System ON, if the energy detected at the antenna increases beyond a threshold value, the module will generate a FIELDDETECTED event. The module will generate a FIELDLOST event when the quality or strength of the field no longer support NFC communication. Please refer to NFCT Electrical Specification on page 436 for the Low Power Field Detect threshold values.

In system OFF, the NFC Low Power Field Detect function can wake the system up through a reset. The NFC bit in register *RESETREAS* on page 85 will be set as cause of the wake-up.

If the system is put into system OFF mode while a field is already present, the NFC Low Power Field Detect function will wake the system up right away and generate a reset.

Note that as a consequence of reset, NFC is disabled, so the reset handler will have to activate NFC again and set it up properly.

The HFXO must be running before the NFC peripheral goes into ACTIVATED state. Note that the NFC peripheral calibration is automatically done on ACTIVATE task. The HFXO can be turned off when the NFC peripheral goes into SENSE mode. The shortcut FIELDDETECTED_ACTIVATE can be used when the HFXO is already running while in SENSE mode.

Outgoing data will be collected from RAM with the EasyDMA function and assembled according to the TXD.FRAMECONFIG register. Incoming data will be disassembled according to the RXD.FRAMECONFIG register and the data section in the frame will be written to RAM via the EasyDMA function.

The NFC peripheral includes a frame timing controller that can be used to accurately control the inter-frame delay between the incoming frame and a corresponding outgoing frame. It also includes optional CRC functionality.

The NFC peripheral has a set of different states. The module can change state by triggering a task, or when specific operations are finalized. Events and tasks allow software to keep track of and change the current state.

See Figure 117: NFC block diagram on page 417 and Figure 118: NFC state diagram on page 419 for more information.

Notes:

- FIELDLOST event will not be reflected in the state machine (for instance by going back to the DISABLE state), it is up to software to decide on the actions to take when a field lost occurs.
- FIELDLOST event is not generated in SENSE mode.
- FIELDDETECTED event is generated only on the transition from FIELDLOST event to energy detected by the NFC peripheral. So, sending SENSE task while field is still present does not generate FIELDDETECTED event.
- If the FIELDDETECTED event is cleared before sending the ACTIVATE task, then the FIELDDETECTED event shows up again after sending the ACTIVATE task. The shortcut FIELDDETECTED_ACTIVATE can be used to avoid this condition.






Figure 118: NFC state diagram

42.2 Pin configuration

NFC uses two pins to connect the antenna.

These pins are shared with GPIOs, and the PROTECT field in the NFCPINS register in *UICR* defines the usage of these pins and their protection level against excessive voltages. The content of the NFCPINS register is reloaded at every reset.

When NFCPINS.PROTECT=NFC, a protection circuit will be enabled on the dedicated pins, preventing the chip from being damaged in the presence of a strong NFC field. The GPIO function will be disabled on those pins as well.

When NFCPINS.PROTECT=Disabled, the device will not be protected against strong NFC field damages caught by a connected NFC antenna, and the NFCT peripheral will not operate as expected, as it will never leave the DISABLE state.

The pins dedicated to the NFC antenna function will have some limitation when the pins are configured for normal GPIO operation. The pin capacitance will be higher on those (refer to C_{PAD_NFC} in the *GPIO Electrical Specification* on page 154 below), and some increased leakage current between the two pins is to be expected if they are used in GPIO mode, and are driven to different logical values. To save power the two pins should always be set to the same logical value whenever entering one of the device power saving modes. Please refer to I_{NFC LEAK} in *GPIO Electrical Specification* on page 154 for details.

42.3 EasyDMA

The NFC peripheral implements EasyDMA for reading and writing of data packets from and to the Data RAM without CPU involvement.

The NFC EasyDMA utilizes one pointer called PACKETPTR for receiving and transmitting packets.

The EasyDMA can either read or write between the NFC peripheral and the RAM, but not at the same time. The event RXFRAMESTART indicates that the EasyDMA has started writing to the RAM for a receive frame and the event RXFRAMEND indicates that the EasyDMA has completed writing to the RAM. Similarly, the event TXFRAMESTART indicates that the EasyDMA has started reading from the RAM for a transmit frame and the event TXFRAMEND indicates that the EasyDMA has completed reading from the RAM. If a transmit and a receive operation is issued at the same time, the transmit operation would be prioritized.

Starting a transmit operation while the EasyDMA has already started writing a receive frame to the RAM will result in unpredictable behavior. Starting an EasyDMA operation whilst there is an ongoing EasyDMA operation may result in unpredictable behavior. It is recommended to wait for the TXFRAMEEND or



RXFRAMEND event for the respective ongoing transmit or receive before starting a new receive or transmit operation.

The MAXLEN register determines the maximum number of bytes that can be read from or written to the RAM. This feature can be used to secure that the NFC peripheral does not overwrite, or read beyond, the RAM assigned to a packet. Note that if the RXD.AMOUNT or TXD.AMOUNT register indicates longer data packets than set in MAXLEN, the frames sent to or received from the physical layer will be incomplete. In RX, the OVERRUN bit in the FRAMESTATUS.RX register will be set and an RXERROR event will be triggered in that situation.

Note that RXD.AMOUNT and TXD.AMOUNT define a frame length in bytes and bits excluding SoF, EoF and parity, but including CRC for RXD.AMOUNT only, make sure to take potential additional bits into account when setting MAXLEN.

Only sending task ENABLERXDATA ensures that a new value in PACKETPTR pointing to the RX buffer in Data RAM is taken into account.

If PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Chapter *Memory* on page 23 for more information about the different memory regions.

The NFC peripherals normally do alternative receive and transmit frames. So, to prepare for the next frame, the PACKETPTR, MAXLEN, TXD.FRAMECONFIG and TXD.AMOUNT can be updated while the receive is in progress, and, similarly, the PACKETPTR, MAXLEN and RXD.FRAMECONFIG can be updated while the transmit is in progress. They can be updated and prepared for the next NFC frame immediately after the STARTED event of the current frame has been received. Updating the TXD.FRAMECONFIG and TXD.AMOUNT during the current transmit frame or updating RXD.FRAMECONFIG during current receive frame may cause unpredictable behaviour.

In accordance with *NFC Forum, NFC Digital Protocol Technical Specification*, the least a significant bit from the least significant byte is sent on air first. The bytes are stored in increasing order, starting at the lowest address in the EasyDMA buffer in RAM.

42.4 Collision resolution

The NFC peripheral implements an automatic collision resolution function as defined by the NFC Forum.

The SENSRES and SELRES registers need to be programmed upfront in order for the collision resolution to behave correctly. Depending on the NFCIDSIZE field in SENSRES, the following registers also need to be programmed upfront:

- NFCID1_LAST if NFCID1SIZE=NFCID1Single (ID = 4 bytes);
- NFCID1_2ND_LAST and NFCID1_LAST if NFCID1SIZE=NFCID1Double (ID = 7 bytes);
- NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST if NFCID1SIZE=NFCID1Triple (ID = 10 bytes);

Table 98: NFCID1 byte allocation (top sent first on air) on page 420 explains the position of the ID bytes in NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST, depending on the ID size, and as compared to the definition used in the NFC Forum, NFC Digital Protocol Technical Specification.

Table 98: NFCID1 byte allocation (top sent first on air)

	ID = 4 bytes	ID = 7 bytes	ID = 10 bytes
NFCID1_Q			nfcid1 ₀
NFCID1_R			nfcid1 ₁
NFCID1_S			nfcid1 ₂
NFCID1_T		nfcid1 ₀	nfcid1 ₃
NFCID1_U		nfcid1 ₁	nfcid1 ₄
NFCID1_V		nfcid1 ₂	nfcid1₅
NFCID1_W	nfcid1 ₀	nfcid1₃	nfcid1 ₆
NFCID1_X	nfcid1 ₁	nfcid1 ₄	nfcid1 ₇
NFCID1_Y	nfcid12	nfcid1₅	nfcid1 ₈
NFCID1_Z	nfcid1 ₃	nfcid1 ₆	nfcid1 ₉

Automatic collision resolution is enabled by default.



The hardware implementation can handle the states from IDLE to ACTIVE_A automatically as defined in the *NFC Forum, NFC Activity Technical Specification*, and the other states are to be handled by software. The software keeps track of the state through events. The collision resolution will trigger an AUTOCOLRESSTARTED event when it has started. Reaching the ACTIVE_A state is indicated by the SELECTED event.

If collision resolution fails, a COLLISION event is triggered. Note that errors occurring during automatic collision resolution may also cause ERROR and/or RXERROR events to be generated. Also, other events may get generated. It is recommended that the software ignores any event except COLLISION, SELECTED and FIELDLOST during automatic collision resolution. Software shall also make sure that any unwanted SHORT or PPI shortcut are disabled during automatic collision resolution.

A pre-defined set of registers, NFC.TAGHEADER0..3, containing a valid NFCID1 value, is available in *FICR*, and can be used by software to populate the NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST registers. Refer to the release notes of the NFC stack for more details on the format.

The automatic collision resolution will be restarted, if the packets are received with CRC or parity errors while in ACTIVE A state.

The SLP_REQ is automatically handled by the NFC peripheral. However, this results in an ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS) since the SLP_REQ has no response. This error must be ignored until the SELECTED event is triggered and this error should be cleared by the software when the SELECTED event is triggered.

42.5 Frame timing controller

The NFC peripheral includes a frame timing controller that continuously keeps track of the number of the 13.56 MHz RF-carrier clock periods since the end of the EoF of the last received frame.

The NFC peripheral can be programmed to send a responding frame within a time window or at an exact count of RF carrier periods. In case of FRAMEDELAYMODE = Window a STARTTX task triggered before the frame timing controller counter is equal to FRAMEDELAYMIN will force the transmission to halt until the counter is equal to FRAMEDELAYMIN. If the counter is within FRAMEDELAYMIN and FRAMEDELAYMAX when the STARTTX task is triggered, the peripheral will start the transmission straight away. In case of FRAMEDELAYMODE = ExactVal, a STARTTX task, triggered before the frame delay counter is equal to FRAMEDELAYMAX, will halt the actual transmission start until the counter is equal to FRAMEDELAYMAX.

In case of FRAMEDELAYMODE = WindowGrid, the behaviour is similar to the FRAMEDELAYMODE = Window, but the actual transmission between FRAMEDELAYMIN and FRAMEDELAYMAX starts on a bit grid as defined for NFC-A Listen frames (slot duration of 128 RF carrier periods).

The FRAMEDELAYMIN and FRAMEDELAYMAX values shall only be updated before the STARTTX task is triggered. Failing to do so may cause unpredictable behaviour. An ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS) will be asserted if the frame timing controller counter reaches FRAMEDELAYMAX without any STARTTX task triggered. This may happen even when the response is not required as per *NFC Forum*, *NFC Digital Protocol Technical Specification*. Any commands handled by the automatic collision resolution that don't involve a response being generated may also result in an ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS).

The frame timing controller operation is illustrated in *Figure 119: Frame timing controller* (*FRAMEDELAYMODE=Window*) on page 422. The frame timing controller automatically adjusts the frame timing counter based on the last received data bit according to NFC-A technology in the *NFC Forum, NFC Digital Protocol Technical Specification*.






Figure 119: Frame timing controller (FRAMEDELAYMODE=Window)

42.6 Frame assembler

The NFC peripheral implements a frame assembler in hardware.

When the NFC peripheral is in the ACTIVE_A state, the software can decide to enter RX or TX mode. For RX, see *Frame disassembler* on page 423. For TX, the software must indicate the address of the source buffer in Data RAM and its size through programming the PACKETPTR and MAXCNT registers respectively, then issuing a TXSTART task.

MAXCNT must be set so that it matches the size of the frame to be sent.

The STARTED event indicates that the PACKETPTR and MAXCNT registers have been captured by the frame assembler's EasyDMA.

When asserting the STARTTX task, the frame assembler module will start reading TXD.AMOUNT.TXDATABYTES bytes (plus one additional byte if TXD.AMOUNT.TXDATABITS > 0) from the RAM position set by the PACKETPTR.

The NFC peripheral transmits the data as read from RAM, adding framing and the CRC calculated on the fly. The NFC peripheral will take (8*TXD.AMOUNT.TXDATABYTES + TXD.AMOUNT.TXDATABITS) bits and assemble a frame according to settings in TXD.FRAMECONFIG. Both short frames, standard frames and bit oriented SDD frames as specified in the NFC Forum, NFC Digital Protocol Technical Specification can be assembled by correct setting of the TXD.FRAMECONFIG register.

The bytes will be transmitted on air in the same order as they are read from RAM with a rising bit order within each byte (least significant bit first). That is, b0 will be transmitted on air before b1, and so on. The bits read from RAM will be coded into symbols as defined in the NFC Forum, NFC Digital Protocol Technical Specification.

Important: Some NFC Forum documents, such as *NFC Forum, NFC Digital Protocol Technical Specification*, define bit numbering in a byte from b1 (LSB) to b8 (MSB), while most other technical documents from the NFC Forum, and also the Nordic Semiconductor documentation, traditionally numbers them from b0 to b7. The present document uses the b0 to b7 numbering scheme. Be aware of this when comparing with the *NFC Forum, NFC Digital Protocol Technical Specification* to others.

The frame assembler can be configured in TXD.FRAMECONFIG to add Start of Frame (SoF) symbol, calculate and add parity bits, and calculate and add CRC to the data read from RAM when assembling the frame. The total frame will then be longer than what is defined by TXD.AMOUNT.TXDATABYTES and TXDATABITS. DISCARDMODE will select if the first bits in the first byte read from RAM or the last bits in the last byte read from RAM will be discarded if TXD.AMOUNT.TXDATABITS are not equal to zero. Note that if TXD.FRAMECONFIG.PARITY = Parity and TXD.FRAMECONFIG.DISCARDMODE=DiscardStart, a parity bit will be included after the non-complete first byte. No parity will be added after a non-complete last byte.



The Frame Assemble operation is illustrated in *Figure 120: Frame assemble* on page 423 for different settings in TXD.FRAMECONFIG. All shaded bits fields are added by the frame assembler. Some of these bits are optional and appearances are configured in TXD.FRAMECONFIG. Please note that the frames illustrated do not necessarily comply with the NFC specification. The figure is only to illustrate the behavior of the NFC peripheral.



Figure 120: Frame assemble

The accurate timing for transmitting the frame on air is set using the frame timing controller settings.

42.7 Frame disassembler

The NFC peripheral implements a frame disassembler in hardware.

When the NFC peripheral is in the ACTIVE_A state, the software can decide to enter RX or TX mode. For TX, see *Frame assembler* on page 422. For RX, the software must indicate the address of the destination buffer in Data RAM and its size through programming the PACKETPTR and MAXCNT registers respectively, then issuing a ENABLERXDATA task.

The STARTED event indicates that the PACKETPTR and MAXCNT registers have been captured by the frame disassembler's EasyDMA.

When an incoming frame starts, the RXFRAMESTART event will get issued and data will be written to the buffer in Data RAM. The frame disassembler will verify and remove on the fly any parity bits and SoF and End of Frame (EoF) symbols based on RXD.FRAMECONFIG register configuration. It will, however, verify and transfer the CRC bytes into RAM, if the CRC is was enabled through RXD.FRAMECONFIG.

When an EoF symbol is detected, the NFC peripheral will assert the RXFRAMEEND event and write the RXD.AMOUNT register to indicate numbers of received bytes and bits in the data packet. The module does not interpret the content of the data received from the remote NFC device, except for SoF, EoF, parity and CRC checking, as described above. The Frame disassemble operation is illustrated in *Figure 121: Frame disassemble illustration* on page 423.

Per NFC specification, the time between end of frame to the next start of frame can be as short as 86 μ s, so care must be taken that PACKETPTR and MAXCNT are ready and ENABLERXDATA is issued on time after the end of previous frame. The use of a PPI shortcut from TXFRAMEEND to ENABLERXDATA is recommended.




Figure 121: Frame disassemble illustration



42.8 Antenna interface

In ACTIVATED state, an amplitude regulator will adjust the voltage swing on the antenna pins to a value that is within the V_{swing} limit.

Refer to NFCT Electrical Specification on page 436.

42.9 NFCT antenna recommendations

The NFCT antenna coil must be connected differential between NFC1 and NFC2 pins of the device.

Two external capacitors should be used to tune the resonance of the antenna circuit to 13.56 MHz.




Figure 122: NFCT antenna recommendations

The required tuning capacitor value is given by the below equations:

$$C'_{tune} = \frac{1}{(2\pi \cdot 13.56 \text{ MHz})^2 \cdot L_{ant}} \quad \text{where } C'_{tune} = \frac{1}{2} \cdot \left(C_p + C_{\text{int}} + C_{tune} \right)$$

$$and \ C_{tune1} = C_{tune2} = C_{tune} \qquad C_{p1} = C_{p2} = C_p \qquad C_{\text{int1}} = C_{\text{int2}} = C_{\text{int}}$$

$$C_{tune} = \frac{2}{(2\pi \cdot 13.56 \text{ MHz})^2 \cdot L_{ant}} - C_p - C_{\text{int}}$$

An antenna inductance of L_{ant} = 2 μH will give tuning capacitors in the range of 130 pF on each pin. For good performance, match the total capacitance on NFC1 and NFC2.

42.10 Battery protection

If the antenna is exposed to a strong NFC field, current may flow in the opposite direction on the supply due to parasitic diodes and ESD structures.

If the battery used does not tolerate return current, a series diode must be placed between the battery and the device in order to protect the battery.



42.11 References

NFC Forum, NFC Analog Specification version 1.0, www.nfc-forum.org

NFC Forum, NFC Digital Protocol Technical Specification version 1.1, www.nfc-forum.org

NFC Forum, NFC Activity Technical Specification version 1.1, www.nfc-forum.org

42.12 Registers

Table 99: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40005000	NFCT	NFCT	Near Field Communication Tag	

Table 100: Register Overview

Register	Offset	Description
TASKS_ACTIVATE	0x000	Activate NFC peripheral for incoming and outgoing frames, change state to activated
TASKS_DISABLE	0x004	Disable NFC peripheral
TASKS_SENSE	0x008	Enable NFC sense field mode, change state to sense mode
TASKS_STARTTX	0x00C	Start transmission of a outgoing frame, change state to transmit
TASKS_ENABLERXDATA	0x01C	Initializes the EasyDMA for receive.
TASKS_GOIDLE	0x024	Force state machine to IDLE state
TASKS_GOSLEEP	0x028	Force state machine to SLEEP_A state
EVENTS_READY	0x100	The NFC peripheral is ready to receive and send frames
EVENTS_FIELDDETECTED	0 0x104	Remote NFC field detected
EVENTS_FIELDLOST	0x108	Remote NFC field lost
EVENTS_TXFRAMESTART	Γ0x10C	Marks the start of the first symbol of a transmitted frame
EVENTS_TXFRAMEEND	0x110	Marks the end of the last transmitted on-air symbol of a frame
EVENTS_RXFRAMESTAR	T0x114	Marks the end of the first symbol of a received frame
EVENTS_RXFRAMEEND	0x118	Received data have been checked (CRC, parity) and transferred to RAM, and EasyDMA has ended
		accessing the RX buffer
EVENTS_ERROR	0x11C	NFC error reported. The ERRORSTATUS register contains details on the source of the error.
EVENTS_RXERROR	0x128	NFC RX frame error reported. The FRAMESTATUS.RX register contains details on the source of the
		error.
EVENTS_ENDRX	0x12C	RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full.
EVENTS_ENDTX	0x130	Transmission of data in RAM has ended, and EasyDMA has ended accessing the TX buffer
EVENTS_AUTOCOLRESS	Γ0x138	Auto collision resolution process has started
EVENTS_COLLISION	0x148	NFC Auto collision resolution error reported.
EVENTS_SELECTED	0x14C	NFC Auto collision resolution successfully completed
EVENTS_STARTED	0x150	EasyDMA is ready to receive or send frames.
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSTATUS	0x404	NFC Error Status register
FRAMESTATUS.RX	0x40C	Result of last incoming frames
CURRENTLOADCTRL	0x430	Current value driven to the NFC Load Control
FIELDPRESENT	0x43C	Indicates the presence or not of a valid field
FRAMEDELAYMIN	0x504	Minimum frame delay
FRAMEDELAYMAX	0x508	Maximum frame delay
FRAMEDELAYMODE	0x50C	Configuration register for the Frame Delay Timer
PACKETPTR	0x510	Packet pointer for TXD and RXD data storage in Data RAM
MAXLEN	0x514	Size of allocated for TXD and RXD data storage buffer in Data RAM
TXD.FRAMECONFIG	0x518	Configuration of outgoing frames
TXD.AMOUNT	0x51C	Size of outgoing frame
RXD.FRAMECONFIG	0x520	Configuration of incoming frames



Register	Offset	Description
RXD.AMOUNT	0x524	Size of last incoming frame
NFCID1_LAST	0x590	Last NFCID1 part (4, 7 or 10 bytes ID)
NFCID1_2ND_LAST	0x594	Second last NFCID1 part (7 or 10 bytes ID)
NFCID1_3RD_LAST	0x598	Third last NFCID1 part (10 bytes ID)
SENSRES	0x5A0	NFC-A SENS_RES auto-response settings
SELRES	0x5A4	NFC-A SEL_RES auto-response settings

42.12.1 SHORTS

Address offset: 0x200 Shortcut register

Bit i	number		31	L 30	29	28	27	26	25	24	23	22	21 2	20	19 1	18 1	L7 1	L6 :	15	14	13	12 :	11	10	9	8	7	6	5	4	3 2	1	0 8 A
	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0		0
Id	RW Field	Value Id	Va	alue							De	scrip	otio	n																			
Α	RW FIELDDETECTED_ACTIVAT	E									Sho	ortc	ut b	etv	vee	n FI	ELD	DE	TEC	СТЕ	D e	ven	t ar	nd A	ACT	IVA	TE	task	<				
											See	e <i>EV</i>	ENT	'S_I	FIEL	DD	ЕТЕ	СТІ	ED i	and	TA	SKS	_A	CTIN	VA1	Έ							
		Disabled	0								Dis	able	sho	ort	cut																		
		Enabled	1								Ena	able	sho	rtc	ut																		
В	RW FIELDLOST_SENSE										Sho	ortc	ut b	etv	vee	n FI	ELD	LO	ST	eve	nt	and	SEI	NSE	tas	sk							
											See	e <i>EV</i>	ENT	S_1	FIEL	DL	OST	an	d T	ASI	(S	SEN	SE										
		Disabled	0								Dis	able	sho	ort	cut																		
		Enabled	1								Ena	able	sho	rtc	ut																		

42.12.2 INTEN

Address offset: 0x300 Enable or disable interrupt

Bit	number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		T S R N M L K H G F E D C B A
Res	set 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field Value Id	Value Description
Α	RW READY	Enable or disable interrupt for READY event
		See EVENTS_READY
	Disabled	0 Disable
	Enabled	1 Enable
В	RW FIELDDETECTED	Enable or disable interrupt for FIELDDETECTED event
		See EVENTS_FIELDDETECTED
	Disabled	0 Disable
	Enabled	1 Enable
С	RW FIELDLOST	Enable or disable interrupt for FIELDLOST event
		See EVENTS_FIELDLOST
	Disabled	0 Disable
	Enabled	1 Enable
D	RW TXFRAMESTART	Enable or disable interrupt for TXFRAMESTART event
		See EVENTS_TXFRAMESTART
	Disabled	0 Disable
	Enabled	1 Enable
Ε	RW TXFRAMEEND	Enable or disable interrupt for TXFRAMEEND event
		See EVENTS_TXFRAMEEND
	Disabled	0 Disable
	Enabled	1 Enable
F	RW RXFRAMESTART	Enable or disable interrupt for RXFRAMESTART event



Bit n	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				TSR NMLK HGFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 00000000 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
				See EVENTS_RXFRAMESTART
		Disabled	0	Disable
		Enabled	1	Enable
G	RW RXFRAMEEND			Enable or disable interrupt for RXFRAMEEND event
				See EVENTS_RXFRAMEEND
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW ERROR			Enable or disable interrupt for ERROR event
				See EVENTS_ERROR
		Disabled	0	Disable
		Enabled	1	Enable
K	RW RXERROR			Enable or disable interrupt for RXERROR event
				See EVENTS_RXERROR
		Disabled	0	Disable
		Enabled	1	Enable
L	RW ENDRX			Enable or disable interrupt for ENDRX event
				See EVENTS_ENDRX
		Disabled	0	Disable
		Enabled	1	Enable
М	RW ENDTX			Enable or disable interrupt for ENDTX event
				See EVENTS_ENDTX
		Disabled	0	Disable
		Enabled	1	Enable
N	RW AUTOCOLRESSTARTED			Enable or disable interrupt for AUTOCOLRESSTARTED event
				See EVENTS_AUTOCOLRESSTARTED
		Disabled	0	Disable
		Enabled	1	Enable
R	RW COLLISION			Enable or disable interrupt for COLLISION event
				See EVENTS_COLLISION
		Disabled	0	Disable
		Enabled	1	Enable
S	RW SELECTED			Enable or disable interrupt for SELECTED event
				See EVENTS_SELECTED
		Disabled	0	Disable
		Enabled	1	Enable
T	RW STARTED			Enable or disable interrupt for STARTED event
				See EVENTS_STARTED
		Disabled	0	Disable
		Enabled	1	Enable

42.12.3 INTENSET

Address offset: 0x304

Enable interrupt

Bit	number		31 30 29 28 27	7 26 25 24 23 22 21 3	20 19 18 17	7 16 15 14 13 1	12 11 10 9 8	7 6 5	4 3 2 1 0
Id					T S R	N I	M L K	H G F	E D C B A
Res	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0	0 0 0 0 0
Id	RW Field	Value Id	Value	Description	n				
Α	RW READY			Write '1' to Enable i	nterrupt for	READY event			

See EVENTS_READY



Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
	et 0x00000000		0 0 0 0 0 0 0 0	T S R N M L K H G F E D C B
ld	RW Field	Value Id	Value	Description
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW FIELDDETECTED			Write '1' to Enable interrupt for FIELDDETECTED event
				See EVENTS_FIELDDETECTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW FIELDLOST	Lilabled	1	Write '1' to Enable interrupt for FIELDLOST event
C	NW TILLDLOST			write 1 to thable interrupt for rittotosi event
				See EVENTS_FIELDLOST
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW TXFRAMESTART			Write '1' to Enable interrupt for TXFRAMESTART event
				See EVENTS_TXFRAMESTART
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW TXFRAMEEND			Write '1' to Enable interrupt for TXFRAMEEND event
				See EVENTS_TXFRAMEEND
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW RXFRAMESTART			Write '1' to Enable interrupt for RXFRAMESTART event
				See EVENTS_RXFRAMESTART
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW RXFRAMEEND			Write '1' to Enable interrupt for RXFRAMEEND event
				See EVENTS RXFRAMEEND
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW ERROR	Lilabled	1	Write '1' to Enable interrupt for ERROR event
''	NW LINON			write 1 to Enable interrupt for Enron event
				See EVENTS_ERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW RXERROR			Write '1' to Enable interrupt for RXERROR event
				See EVENTS_RXERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW ENDRX			Write '1' to Enable interrupt for ENDRX event
				See EVENTS_ENDRX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
M	RW ENDTX			Write '1' to Enable interrupt for ENDTX event
				See EVENTS_ENDTX
		Set	1	Enable



Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				TSR NMLK HGFEDCBA
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
N	RW AUTOCOLRESSTARTED			Write '1' to Enable interrupt for AUTOCOLRESSTARTED event
				See EVENTS_AUTOCOLRESSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
R	RW COLLISION			Write '1' to Enable interrupt for COLLISION event
				See EVENTS_COLLISION
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
S	RW SELECTED			Write '1' to Enable interrupt for SELECTED event
				See EVENTS_SELECTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Т	RW STARTED			Write '1' to Enable interrupt for STARTED event
				See EVENTS_STARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

42.12.4 INTENCLR

Address offset: 0x308

Disable interrupt

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				TSR NMLK HGFEDCBA
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW READY			Write '1' to Disable interrupt for READY event
				See EVENTS_READY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW FIELDDETECTED			Write '1' to Disable interrupt for FIELDDETECTED event
				See EVENTS_FIELDDETECTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW FIELDLOST			Write '1' to Disable interrupt for FIELDLOST event
				See EVENTS_FIELDLOST
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW TXFRAMESTART			Write '1' to Disable interrupt for TXFRAMESTART event
				See EVENTS_TXFRAMESTART
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled



Bit r	number			31 30 29 2	8 27 26	25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id							TSR NMLK HGFEDCBA
Res	et 0x0000	0000		0 0 0	0 0 0	0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	d	Value Id	Value			Description
Е	RW TXI	FRAMEEND					Write '1' to Disable interrupt for TXFRAMEEND event
							See EVENTS_TXFRAMEEND
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
F	RW RXI	FRAMESTART					Write '1' to Disable interrupt for RXFRAMESTART event
							See EVENTS_RXFRAMESTART
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
G	RW RXI	FRAMEEND					Write '1' to Disable interrupt for RXFRAMEEND event
							See EVENTS_RXFRAMEEND
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
Н	RW ERI	ROR					Write '1' to Disable interrupt for ERROR event
							See EVENTS_ERROR
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
K	RW RXI	ERROR					Write '1' to Disable interrupt for RXERROR event
							See EVENTS_RXERROR
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
L	RW EN	DRX					Write '1' to Disable interrupt for ENDRX event
							See EVENTS_ENDRX
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
М	RW EN	DTX					Write '1' to Disable interrupt for ENDTX event
							See EVENTS_ENDTX
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
N	RW AU	TOCOLRESSTARTED					Write '1' to Disable interrupt for AUTOCOLRESSTARTED event
							See EVENTS_AUTOCOLRESSTARTED
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
R	RW CO	LLISION					Write '1' to Disable interrupt for COLLISION event
							See EVENTS_COLLISION
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
S	RW SEL	LECTED					Write '1' to Disable interrupt for SELECTED event
							See EVENTS_SELECTED
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
Т	RW STA	ARTED					Write '1' to Disable interrupt for STARTED event



Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			TSR NMLK HGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id RW Field	Value Id	Value	Description
			See EVENTS_STARTED
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

42.12.5 ERRORSTATUS

Address offset: 0x404 NFC Error Status register

Write a bit to '1' to clear it. Writing '0' has no effect.

Bit	number		31	1 30	29	28	27	26	25	24	23 2	22 2	1 2	0 1	9 18	3 17	' 16	15	14	13	12	11 1	0 9	9 8	3 7	6	5	4	3	2	1 0	
Id																													D	С	Α	
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0 0	
Id	RW Field	Value Id	Va	alue	:						Des	crip	tio	n																		
Α	RW FRAMEDELAYTIMEOUT										No S	STA	RTT	X ta	sk t	rigg	ere	d be	efor	e ex	kpir	atio	n of	the	tim	e se	t in					
											FRA	ME	DEL	ΑΥľ	MAX	(
С	RW NFCFIELDTOOSTRONG										Fiel	d le	vel i	s to	o hi	igh a	at m	ax l	load	d re	sista	nce										
D	RW NFCFIELDTOOWEAK										Fiel	d le	vel i	s to	o lo	w a	t mi	in lo	oad	resi	stai	nce										

42.12.6 FRAMESTATUS.RX

Address offset: 0x40C

Result of last incoming frames

Write a bit to '1' to clear it. Writing '0' has no effect.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		C B A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW CRCERROR		No valid End of Frame detected
	CRCCorrect	0 Valid CRC detected
	CRCError	1 CRC received does not match local check
B RW PARITYSTATUS		Parity status of received frame
	ParityOK	0 Frame received with parity OK
	ParityError	1 Frame received with parity error
C RW OVERRUN		Overrun detected
	NoOverrun	0 No overrun detected
	Overrun	1 Overrun error

42.12.7 CURRENTLOADCTRL

Address offset: 0x430

Current value driven to the NFC Load Control

Id	RW Field	Value Id	V/a	lue						Doc	crin	tion																	
Rese	t 0x00000000		0	0	0 (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0 (0	0	0	0	0	0 0	0	0
Id																									Α	Α.	A A	A	Α
Bit n	umber		31	30 2	29 2	8 27	26	25	24	23 2	22 2	1 20	0 19	9 18	17	16	15 1	.4 13	3 12	11	10 9	9 8	7	6	5	4	3 2	1	0

A R CURRENTLOADCTRL Current value driven to the NFC Load Control

42.12.8 FIELDPRESENT

Address offset: 0x43C



Indicates the presence or not of a valid field

Bit	numb	er		33	1 30	29	28	27	26 2	25 2	24 2	3 2	2 2	1 20	19	18	17	16	15	14 :	L3 1	.2 1	1 10	9	8	7	6	5	4	3	2 1	1 0
Id																															E	ВА
Res	et 0x	0000000		0	0	0	0	0	0 (0	0 0	0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
Id	RW	Field	Value Id	V	alue						D	esc	ript	tion																		
Α	R	FIELDPRESENT							Ir	ndic	ate	s th	e pı	ese	nce	or	not	of a	val	id fi	eld.	Ava	ilab	le c	only	in						
				0						tł	ne a	activ	vate	d s	tate	2.																
			NoField	0							N	o v	alid	fiel	d de	etec	ted															
			FieldPresent	1							٧	alid	l fie	ld d	ete	cte	t															
В	R	LOCKDETECT									Ir	ndic	ate	s if t	the	low	lev	el h	as lo	cke	d to	th	e fie	ld								
			NotLocked	0							N	ot l	ock	ed t	to fi	eld																
			Locked	1							Lo	ock	ed t	to fi	eld																	

42.12.9 FRAMEDELAYMIN

Address offset: 0x504 Minimum frame delay

Bit	number		33	1 3	0 2	9 2	8 27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()
Id																			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Δ,	A A	l.
Res	et 0x00000480		0 0 0 0						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0 ()
Id	RW Field	Value Id	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Value Description							n																								
Α	RW FRAMEDELAYMIN		Minimum frame delay in number of 13.56 MHz clocks											1																				

42.12.10 FRAMEDELAYMAX

Address offset: 0x508 Maximum frame delay

Bit	number		31	. 30	29	28	27	26	25	24	23 2	22 2	1 2	0 1	9 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()
Id																		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α /	Δ.	A ,	l.
Res	et 0x00001000		0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0	0	0	0	0	1	0	0	0	0	0	0	0	0	0 ()	0)
Id	RW Field	Value Id	Va	lue	9					- 1	Des	crip	tio	n																			
Α	RW FRAMEDELAYMAX		Maximum frame delay in number of 13.56 MHz clocks												1																		

42.12.11 FRAMEDELAYMODE

Address offset: 0x50C

Configuration register for the Frame Delay Timer

Bit	number		3	1 30	29	28	3 27	26	5 25	24	23	3 22	2 21	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																	Α	Α
Res	et 0x00000001		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Id	RW Field	Value Id	٧	alu	е						De	esci	ript	ion																				
Α	RW FRAMEDELAYMODE										Configuration register for the Frame Delay Timer																							
		FreeRun	0							Transmission is independent of frame timer and will start when																								
									the STARTTX task is triggered. No timeout.																									
		Window	1							Frame is transmitted between FRAMEDELAYMIN and																								
			FRAMEDELAYMAX																															
		ExactVal	2							Frame is transmitted exactly at FRAMEDELAYMAX																								
		WindowGrid	3 Frame is transmitted on a bit grid between FRAMEDELAYMIN																															
											and FRAMEDELAYMAX																							

42.12.12 PACKETPTR

Address offset: 0x510

Packet pointer for TXD and RXD data storage in Data RAM



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW PTR		Packet pointer for TXD and RXD data storage in Data RAM. Thisaddress

Packet pointer for TXD and RXD data storage in Data RAM. Thisaddress is a byte aligned RAM address.

42.12.13 MAXLEN

Address offset: 0x514

Size of allocated for TXD and RXD data storage buffer in Data RAM

Bit number		31 30 29 28 3	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A A A
Reset 0x00000000		0 0 0 0	$0 \;\; 0 \;\; 0 \;\; 0 \;\; 0 \;\; 0 \;\; 0 \;\; 0 \;$
Id RW Field	Value Id	Value	Description
A RW MAXLEN		[0257]	Size of allocated for TXD and RXD data storage buffer in DataRAM

42.12.14 TXD.FRAMECONFIG

Address offset: 0x518

Configuration of outgoing frames

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		31 30 23 20 27 20	D C B A
Reset 0x00000017		0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value	Description
A RW PARITY			Adding parity or not in the frame
	NoParity	0	Parity is not added in TX frames
	Parity	1	Parity is added TX frames
B RW DISCARDMODE			Discarding unused bits in start or at end of a Frame
	DiscardEnd	0	Unused bits is discarded at end of frame
	DiscardStart	1	Unused bits is discarded at start of frame
C RW SOF			Adding SoF or not in TX frames
	NoSoF	0	Start of Frame symbol not added
	SoF	1	Start of Frame symbol added
D RW CRCMODETX			CRC mode for outgoing frames
	NoCRCTX	0	CRC is not added to the frame
	CRC16TX	1	16 bit CRC added to the frame based on all the data read from
			RAM that is used in the frame

42.12.15 TXD.AMOUNT

Address offset: 0x51C Size of outgoing frame

Bit	number		31	30	29	28	27 2	26 2	25 2	4 2	23 2	2 2	1 20	0 1	9 18	3 17	16	15	14	13 :	12 13	10	9	8	7	6	5	4	3 2	1	0
Id																					В	В	В	В	В	В	В	В	3 A	A	АА
Res	et 0x00000000		0	0	0	0	0	0 (0 (0 (0 (0 (0 0) (0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	C	0
Id	RW Field	Value Id	Va	lue						C	eso	crip	tior	1																	
A	RW TXDATABITS		[0]	7]						b T b	he ir	nclu DIS is d	ided CAF isca	l in RDN irde	the MOD ed a	frar E fi	ne (eld e sta	exc in F art	ludi RAI or a	ng p	e rea earity ONF e end	bit) G.T	X se	elect	ts it	un	use	d			
В	RW TXDATABYTES		[0	25	7]										nple , pai						be ir	clu	ded	in t	he '	fran	ne,				



42.12.16 RXD.FRAMECONFIG

Address offset: 0x520

Configuration of incoming frames

Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				C B A
Res	et 0x00000015		0 0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
ld	RW Field	Value Id	Value	Description
Α	RW PARITY			Parity expected or not in RX frame
		NoParity	0	Parity is not expected in RX frames
		Parity	1	Parity is expected in RX frames
В	RW SOF			SoF expected or not in RX frames
		NoSoF	0	Start of Frame symbol is not expected in RX frames
		SoF	1	Start of Frame symbol is expected in RX frames
С	RW CRCMODERX			CRC mode for incoming frames
		NoCRCRX	0	CRC is not expected in RX frames
		CRC16RX	1	Last 16 bits in RX frame is CRC, CRC is checked and CRCSTATUS
				updated

42.12.17 RXD.AMOUNT

Address offset: 0x524

Size of last incoming frame

Rit	numbe	or .		31	1 30	29	28	R 27	7 26	6 25	24	23	22	21	20	19	18	17	16	15	14 1	13 1	12 1	1 1	0 9	8	7	6	5	4	3	2	1 0
Id	idilib	-1		J.	1 30	23		J 2,	_`	0 23		23				13	10		10	13									-		_	_	A A
	م د ۱ ۱۷۸	0000000		0	0	^	^		_		٨	٨	^	٨	^	^	^	^	^	^	^	^	0 (0 0
				_	ŭ	U	U	, ,	U	, ,		_	_	_	-	U	U	U	U	U	U	U	0 (, ,	, ,	U	U	U	U	U	U	U	0 0
Id	RW	Field	Value Id	Va	alue							De	scri	ptic	n																		
Α	R	RXDATABITS							Ν	umb	oer (of b	its i	in th	ne la	ast	byt	e ir	th	e fr	ame	e, if	less	tha	an 8	(in	clud	ing					
												CR	C, b	ut e	xclı	udir	ng p	ari	ty a	nd	SoF,	/Eo	F fra	miı	ng).								
												Fra	me	s wi	th () da	ata	byt	es a	nd	less	tha	n 7	dat	a bi	ts a	re ir	ıval	id				
												and	d ar	e no	ot re	ece	ive	d pr	оре	erly													
В	R	RXDATABYTES										Nu	mb	er o	f co	mp	let	e by	/tes	re	eiv	ed i	n th	e fr	ame	e (in	clud	ding	CR	C,			
												but	ex	cluc	ling	ра	rity	and	d Sc	oF/E	oF	frar	ning	()									

42.12.18 NFCID1_LAST

Address offset: 0x590

Last NFCID1 part (4, 7 or 10 bytes ID)

Bitr	umber		31	30	29	28	27	26	5 25	5 24	4 23	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
Id			0	D	D	D	D	D	D	D)	C (СС	С	С	С	С	С	В	В	В	В	В	В	В	В	Α	Α	Α	A	A A	A	Α.
Res	et 0x00006363		0	0	0	0	0	0	0	0		0 0	0 0	0	0	0	0	0	0	1	1	0	0	0	1	1	0	1	1	0	0	1	1
Id	RW Field	Value Id	Va	lue							D	esci	ript	ion																			
Α	RW NFCID1_Z										NI	FCII	D1 k	yte	Z (ver	y la	st k	yte	se	nt)												
В	RW NFCID1_Y										NI	FCII	D1 k	yte	Υ																		
С	RW NFCID1_X										NI	FCII	D1 k	yte	Χ																		
D	RW NFCID1 W										NI	FCII	D1 k	oyte	w																		

42.12.19 NFCID1_2ND_LAST

Address offset: 0x594

Second last NFCID1 part (7 or 10 bytes ID)



Bit	number		3:	1 30	29	28	8 2	7 2	26 2	25 :	24 :	23 :	22	21	20	19	18	17	16	15	14	13	12 :	.1 1	0	9	8	7	6	5	4	3	2	1 0	ı
Id												С	С	С	С	С	С	С	С	В	В	В	В	В	3	В	В	Α	Α	Α	Α	Α	A	4 A	ı
Res	et 0x00000000		0	0	0	0) () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 0	ı
Id	RW Field	Value Id	V	alue	•							Des	cri	ptic	n																				ı
														-	•••																				
Α	RW NFCID1_V													1 by		V																			
A B	RW NFCID1_V RW NFCID1_U											NFC	ID:		/te																				

42.12.20 NFCID1_3RD_LAST

Address offset: 0x598

Third last NFCID1 part (10 bytes ID)

Bit r	umber		3:	1 30	2 (9 2	28	27	26	6 2	25 2	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id													С	С	С	С	С	С	С	С	В	В	В	В	В	В	В	В	Α	Α	Α	Α	Α .	Α	А А
Res	et 0x00000000		0	0	()	0	0	0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ld	RW Field	Value Id	V	alu	е								De	scr	ipti	on																			
Α	RW NFCID1_S												NF	CID	1 b	yte	S																		
В	RW NFCID1_R												NF	CID	1 b	yte	R																		
C	RW NFCID1 Q												NIE	CID	11 h	vte	\cap																		

42.12.21 SENSRES

Address offset: 0x5A0

NFC-A SENS_RES auto-response settings

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	E E E E D D D D C C B A A A A
Reset 0x00000001	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field Value Id	Value Description
A RW BITFRAMESDD	Bit frame SDD as defined by the b5:b1 of byte 1 in SENS_RES
	response in the NFC Forum, NFC Digital Protocol Technical
	Specification
SDD00000	0 SDD pattern 00000
SDD00001	1 SDD pattern 00001
SDD00010	2 SDD pattern 00010
SDD00100	4 SDD pattern 00100
SDD01000	8 SDD pattern 01000
SDD10000	16 SDD pattern 10000
B RW RFU5	Reserved for future use. Shall be 0.
C RW NFCIDSIZE	NFCID1 size. This value is used by the Auto collision resolution
	engine.
NFCID1Single	0 NFCID1 size: single (4 bytes)
NFCID1Double	1 NFCID1 size: double (7 bytes)
NFCID1Triple	2 NFCID1 size: triple (10 bytes)
D RW PLATFCONFIG	Tag platform configuration as defined by the b4:b1 of byte 2
	in SENS_RES response in the NFC Forum, NFC Digital Protocol
	Technical Specification
E RW RFU74	Reserved for future use. Shall be 0.

42.12.22 SELRES

Address offset: 0x5A4

NFC-A SEL_RES auto-response settings



Bit	numb	er		31	30 2	29	28	27	26	25	24	23	22	21	. 20	19	9 1	8 1	L7 :	16	15	14	13	12	2 1	1 10	9	8	7	6	5 5	5 4	4	3 2	! 1	1 0	
Id																													Ε	[) [) (С	C E	} A	А А	
Res	et Ox(0000000		0	0	0	0	0	0	0	0	0	0	0	0	0	()	0	0	0	0	0	0	0	0	0	0	0	(0) (0	0 () (0 0	
Id	RW	Field	Value Id	Va	ue							De	scr	ipt	ion																						
Α	RW	RFU10										Re	ser	vec	d fo	r fu	ıtu	re i	use	. S	nall	be	0.														
В	RW	CASCADE										Ca	sca	ide	bit	(co	ntr	oll	ed	by	ha	rdw	/ar	e, v	vrit	e h	as r	ю е	ffe	ct)							
			Complete	0								NF	CIE)1 c	om	ple	ete																				
			NotComplete	1								NF	CIE)1 r	ot	cor	np	let	е																		
С	RW	RFU43										Re	ser	vec	l fo	r fu	ıtu	re i	use	. S	nall	be	0.														
D	RW	PROTOCOL										Pro	oto	col	as o	def	ine	d l	oy t	he	b7	:b6	of	SE	L_F	ES	res	oon	se i	n t	he						
												NF	C F	oru	ım,	NF	C E	igi	tal	Pr	oto	col	Te	chr	nica	ıl Sp	eci	fica	tio	า							
Ε	RW	RFU7										Re	ser	vec	l fo	r fu	ıtu	re i	use	. S	nall	be	0.														

42.13 Electrical specification

42.13.1 NFCT Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
f _c	Frequency of operation		13.56		MHz
C _{MI}	Carrier modulation index	95			%
DR	Data Rate		106		kbps
f_s	Modulation sub-carrier frequency		f _c /16		MHz
V _{swing}	Peak differential Input voltage swing on NFC1 and NFC2			VDD	Vp
V _{sense}	Peak differential Field detect threshold level on NFC1-NFC2 ³⁶		1.0		Vp
I _{sense}	Current in SENSE STATE		100		nA
I _{activated}	Current in ACTIVATED STATE		480		μΑ
R _{in_min}	Minimum input resistance when regulating voltage swing			40	Ω
R _{in_max}	Maximum input resistance when regulating voltage swing	1.0			kΩ
R _{in_loadmod}	Input resistance when load modulating	8		22	Ω
I _{max}	Maximum input current on NFC pins			80	mA

42.13.2 NFCT Timing Parameters

Symbol	Description	Min.	Тур.	Max.	Units
t _{activate}	Time from task ACTIVATE in SENSE or DISABLE state to			500	us
	ACTIVATE_A or IDLE state ³⁷				
t _{sense}	Time from remote field is present in SENSE mode to			20	us
	FIELDDETECTED event is asserted				




Figure 123: NFCT timing parameters (Shortcuts for FIELDDETECTED and FIELDLOST are disabled)

³⁶ Input is high impedance in sense mode

³⁷ Does not account for voltage supply and oscillator startup times



43 PDM — Pulse density modulation interface

The pulse density modulation (PDM) module enables input of pulse density modulated signals from external audio frontends, for example, digital microphones. The PDM module generates the PDM clock and supports single-channel or dual-channel (Left and Right) data input. Data is transferred directly to RAM buffers using EasyDMA.

Listed here are the main features for PDM:

- Up to two PDM microphones configured as a Left/Right pair using the same data input
- 16 kHz output sample rate, 16-bit samples
- · EasyDMA support for sample buffering
- · HW decimation filters

The PDM module illustrated in *Figure 124: PDM module* on page 437 is interfacing up to two digital microphones with the PDM interface. It implements EasyDMA, which relieves real-time requirements associated with controlling the PDM slave from a low priority CPU execution context. It also includes all the necessary digital filter elements to produce PCM samples. The PDM module allows continuous audio streaming.




Figure 124: PDM module

43.1 Master clock generator

The FREQ field in the master clock's PDMCLKCTRL register allows adjusting the PDM clock's frequency.

The master clock generator does not add any jitter to the HFCLK source chosen. It is recommended (but not mandatory) to use the Xtal as HFCLK source.

43.2 Module operation

By default, bits from the left PDM microphone are sampled on PDM_CLK falling edge, bits for the right are sampled on the rising edge of PDM_CLK, resulting in two bitstreams. Each bitstream is fed into a digital filter which converts the PDM stream into 16-bit PCM samples, and filters and down-samples them to reach the appropriate sample rate.

The EDGE field in the MODE register allows swapping Left and Right, so that Left will be sampled on rising edge, and Right on falling.

The PDM module uses EasyDMA to store the samples coming out from the filters into one buffer in RAM.

Depending on the mode chosen in the OPERATION field in the MODE register, memory either contains alternating left and right 16-bit samples (Stereo), or only left 16-bit samples (Mono).

To ensure continuous PDM sampling, it is up to the application to update the EasyDMA destination address pointer as the previous buffer is filled.



The continuous transfer can be started or stopped by sending the START and STOP tasks. STOP becomes effective after the current frame has finished transferring, which will generate the STOPPED event. The STOPPED event indicates that all activity in the module are finished, and that the data is available in RAM (EasyDMA has finished transferring as well). Attempting to restart before receiving the STOPPED event may result in unpredictable behaviour.

43.3 Decimation filter

In order to convert the incoming data stream into PCM audio samples, a decimation filter is included in the PDM interface module.

The input of the filter is the two-channel PDM serial stream (with left channel on clock high, right channel on clock low), its output is 2×16 -bit PCM samples at a sample rate 64 times lower than the PDM clock rate.

The filter stage of each channel is followed by a digital volume control, to attenuate or amplify the output samples in a range of -20 dB to +20 dB around the default (reset) setting, defined by G_{PDM,default}. The gain is controlled by the GAINL and GAINR registers.

As an example, if the goal is to achieve 2500 RMS output samples (16 bit) with a 1 kHz 90 dBA signal into a -26 dBFS sensitivity PDM microphone, the user will have to sum the PDM module's default gain (G_{PDM,default}) and the gain introduced by the microphone and acoustic path of his implementation (an attenuation would translate into a negative gain), and adjust GAINL and GAINR by this amount. Assuming that only the PDM module influences the gain, GAINL and GAINR must be set to -G_{PDM,default} dB to achieve the requirement.

With $G_{PDM,default}$ =3.2 dB, and as GAINL and GAINR are expressed in 0.5 dB steps, the closest value to program would be 3.0 dB, which can be calculated as:

```
GAINL = GAINR = (DefaultGain - (2 * 3))
```

Remember to check that the resulting values programmed into GAINL and GAINR fall within MinGain and MaxGain.

43.4 EasyDMA

Samples will be written directly to RAM, and EasyDMA must be configured accordingly.

The address pointer for the EasyDMA channel is set in SAMPLE.PTR register. If the destination address set in SAMPLE.PTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

DMA supports Stereo (Left+Right 16-bit samples) and Mono (Left only) data transfer, depending on setting in the OPERATION field in the MODE register. The samples are stored little endian.

Table 101: DMA sample storage

MODE.OPERATION	Bits per sample	Result stored per RAM word	Physical RAM allocated (32 bit words)	Result boundary indexes in RAM	Note
Stereo	32 (2x16)	L+R	ceil(SAMPLE.MAXCNT/2)	R0=[31:16]; L0=[15:0]	Default
Mono	16	2xL	ceil(SAMPLE.MAXCNT/2)	L1=[31:16]; L0=[15:0]	

The destination buffer in RAM consists of one block, the size of which is set in SAMPLE.MAXCNT register. Format is number of 16-bit samples. The physical RAM allocated is always:

```
(RAM allocation, in bytes) = SAMPLE.MAXCNT * 2;
```

(but the mapping of the samples depends on MODE.OPERATION.

If OPERATION=Stereo, RAM will contain a succession of Left and Right samples.

If OPERATION=Mono, RAM will contain a succession of mono samples.



For a given value of SAMPLE.MAXCNT, the buffer in RAM can contain half the stereo sampling time as compared to the mono sampling time.

The PDM acquisition can be started by the START task, after the SAMPLE.PTR and SAMPLE.MAXCNT registers have been written. When starting the module, it will take some time for the filters to start outputting valid data. Transients from the PDM microphone itself may also occur. The first few samples (typically around 50) might hence contain invalid values or transients. It is therefore advised to discard the first few samples after a PDM start.

As soon as the STARTED event is received, the firmware can write the next SAMPLE.PTR value (this register is double-buffered), to ensure continuous operation.

When the buffer in RAM is filled with samples, an END event is triggered. The firmware can start processing the data in the buffer. Meanwhile, the PDM module starts acquiring data into the new buffer pointed to by SAMPLE.PTR, and sends a new STARTED event, so that the firmware can update SAMPLE.PTR to the next buffer address.

43.5 Hardware example

Connect the microphone clock to CLK, and data to DIN.



Figure 125: Example of a single PDM microphone, wired as left



Figure 126: Example of a single PDM microphone, wired as right

Note that in a single-microphone (mono) configuration, depending on the microphone's implementation, either the left or the right channel (sampled at falling or rising CLK edge respectively) will contain reliable data. If two microphones are used, one of them has to be set as left, the other as right (L/R pin tied high or to GND on the respective microphone). It is strongly recommended to use two microphones of exactly the same brand and type so that their timings in left and right operation match.




Figure 127: Example of two PDM microphones

43.6 Pin configuration

The CLK and DIN signals associated to the PDM module are mapped to physical pins according to the configuration specified in the PSEL.CLK and PSEL.DIN registers respectively. If the CONNECT field in any PSEL register is set to Disconnected, the associated PDM module signal will not be connected to the required physical pins, and will not operate properly.



The PSEL.CLK and PSEL.DIN registers and their configurations are only used as long as the PDM module is enabled, and retained only as long as the device is in System ON mode. See *POWER* — *Power supply* on page 78 for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register.

To ensure correct behaviour in the PDM module, the pins used by the PDM module must be configured in the GPIO peripheral as described in *Table 102: GPIO configuration before enabling peripheral* on page 440 before enabling the PDM module. This is to ensure that the pins used by the PDM module are driven correctly if the PDM module itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the PDM module is supposed to be connected to an external PDM circuit.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behaviour.

Table 102: GPIO configuration before enabling peripheral

PDM signal	PDM pin	Direction	Output value	Comment	
CLK	As specified in PSEL.CLK	Output	0		
DIN	As specified in PSEL.DIN	Input	Not applicable		

43.7 Registers

Table 103: Instances

Base address	Peripheral	Instance	Description	Configuration
0x4001D000	PDM	PDM	Pulse Density Modulation (Digital	
			Microphone Interface)	

Table 104: Register Overview

Register	Offset	Description
TASKS_START	0x000	Starts continuous PDM transfer
TASKS_STOP	0x004	Stops PDM transfer
EVENTS_STARTED	0x100	PDM transfer has started
EVENTS_STOPPED	0x104	PDM transfer has finished
EVENTS_END	0x108	The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP
		task has been received) to Data RAM
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	PDM module enable register
PDMCLKCTRL	0x504	PDM clock generator control
MODE	0x508	Defines the routing of the connected PDM microphones' signals
GAINL	0x518	Left output gain adjustment
GAINR	0x51C	Right output gain adjustment
PSEL.CLK	0x540	Pin number configuration for PDM CLK signal
PSEL.DIN	0x544	Pin number configuration for PDM DIN signal
SAMPLE.PTR	0x560	RAM address pointer to write samples to with EasyDMA
SAMPLE.MAXCNT	0x564	Number of samples to allocate memory for in EasyDMA mode

43.7.1 INTEN

Address offset: 0x300 Enable or disable interrupt



Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				СВА
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW STARTED			Enable or disable interrupt for STARTED event
				See EVENTS_STARTED
		Disabled	0	Disable
		Enabled	1	Enable
В	RW STOPPED			Enable or disable interrupt for STOPPED event
				See EVENTS_STOPPED
		Disabled	0	Disable
		Enabled	1	Enable
С	RW END			Enable or disable interrupt for END event
				See EVENTS_END
		Disabled	0	Disable
		Enabled	1	Enable

43.7.2 INTENSET

Address offset: 0x304

Enable interrupt

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				C B A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
Α	RW STARTED			Write '1' to Enable interrupt for STARTED event
				See EVENTS_STARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW STOPPED			Write '1' to Enable interrupt for STOPPED event
				See EVENTS_STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW END			Write '1' to Enable interrupt for END event
				See EVENTS_END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

43.7.3 INTENCLR

Address offset: 0x308

Disable interrupt

Rit r	number		31 30	1 20	3 2	8 2	7 26	5 25	2/	1 22	22	21	20	10 1	Ω 1	17 1	6 1	5 1	11	2 1	7 11	10	q	Q	7	6	5	1	3	2	1 0
	idifibei		31 3	J 23	, _	.0 21	, 20	, 23	- 27	+ 23		21	20	15.	.0.	., 1	.0 1	J 1	7 1	J 1.	_ 11	. 10	,	U	′	Ü	J	7	5	_	2 4
Id																															ВА
Res	et 0x00000000		0 0	0	(0 0	0	0	0	0	0	0	0	0	0	0 () () () (0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Valu	е						De	scr	iptic	n																		
Α	RW STARTED									W	rite	'1' t	o D	isab	le i	nter	rup	t fo	or S	ΓAR	TED	eve	ent								
										Se	e <i>E</i> 1	VEN [°]	TS	STA	RTE	D															
		Clear	1							Di	sab	le																			
		Disabled	0							Re	ad:	Disa	ble	d																	
		Enabled	1							Re	ad:	Ena	ble	d																	
В	RW STOPPED									W	rite	'1' t	o D	isab	le i	nter	rup	t fo	or S	ГОР	PED	eve	ent								



Bit nu	umber		31	30 2	9 2	8 27	26	25 :	24 2	3 22	21 2	0 1	.9 18	3 17	16	15 1	.4 13	3 12	11 :	10 9	8	7	6	5	4	3 2	1 0
Id																										С	В А
Reset	t 0x00000000		0	0 () (0 0	0	0	0	0 0	0 (0 (0 0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Val	lue					0	escr	iptio	n															
									S	ee <i>E</i> \	/ENT.	s_s	TOP	PED													
		Clear	1						C	isab	le																
		Disabled	0						R	lead:	Disal	bled	d														
		Enabled	1						R	lead:	Enab	oled	l														
С	RW END								٧	Vrite	'1' to	Dis	sable	e inte	erru	pt fo	or EN	ID ev	ent								
									S	ee <i>E</i>	VENT	S_E	ND														
		Clear	1							isab	le																
		Disabled	0						R	lead:	Disal	bled	b														
		Enabled	1						R	lead:	Enab	oled	l														

43.7.4 ENABLE

Address offset: 0x500

PDM module enable register

Bit	number		3	1 3	0 2	9 2	8 2	27 2	26 2	25 2	24 :	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)
Id																																		,	Д
Res	et 0x00000000		0	C) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	o
Id	RW Field	Value Id	٧	/alu	e						- 1	Des	scri	pti	on																				
Α	RW ENABLE										- 1	Ena	ble	or	dis	abl	e Pi	DM	mo	odu	e														-
		Disabled	0	1							-	Disa	abl	e																					
		Enabled	1								-	Ena	ble	9																					

43.7.5 PDMCLKCTRL

Address offset: 0x504

PDM clock generator control

Bit	number		31 3	0 29	9 28	8 27	7 26	25	24	23 2	2 21	. 20	19	18	17	16	15 1	L4 1:	3 12	11	10	9	8	7 (5 !	5 4	1 3	2	1	0
Id			A A	A A	A	A	Α	Α	Α	Α	АА	Α	Α	Α	Α	Α	Α	ΑА	Α	Α	Α	Α	A	A A	Δ ,	Δ Α	A	Α	Α	Α
Res	et 0x08400000		0 (0	0	1	0	0	0	0	1 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 () (0	0	0	0	0
Id	RW Field	Value Id	Valu	e						Desc	cripti	ion																		
Α	RW FREQ									PDN	1_CLI	K fre	eque	enc	у															
		1000K	0x08	000	000	0				PDN	1_CLI	K = 3	32 N	ИHz	2/3	2 =	1.00	00 M	Hz											
		Default	0x08	400	000	0				PDN	1_CLI	K = 3	32 N	ЛHz	2/3	1 =	1.03	32 M	Hz											
		1067K	0x08	800	000	0				PDN	1_CLI	K = 3	32 N	ЛHz	2/3	0 =	1.06	57 M	Hz											

43.7.6 MODE

Address offset: 0x508

Defines the routing of the connected PDM microphones' signals

Bit	number		31	1 30	29	28	27	26	25 :	24 2	23 2	22 2	21 2	0 1	9 1	8 17	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																В	Α
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ld	RW Field	Value Id	Va	alue						ı	Des	crip	tio	ı																			
Α	RW OPERATION									-	Moi	no c	or st	ere	0 0	oera	tio	1															_
		Stereo	0							9	Sam	nple	and	d sto	ore	one	pai	r (L	eft ·	⊦ Ri	ght)	of :	16b	it s	amı	ole	s pe	er					
										-	RAN	v N	ord	R=[31:	16];	L=[15:0	0]														
		Mono	1							9	Sam	nple	and	d sto	ore	two	suc	ces	sive	Le	ft sa	mp	les	(16	bit	ea	ch)	pe	r				
										-	RAN	vl w	ord	L1=	[31	:16]	; L0	=[1	5:0														
В	RW EDGE									- 1	Def	ines	on	wh	ich I	PDN	1_C	LK e	edge	e Le	ft (c	r m	on	o) is	sa	mp	led						
		LeftFalling	0							ı	Left	(or	mo	no)	is s	amı	oled	on	fall	ing	edg	e of	PD	M_	CLI	(
		LeftRising	1							- 1	Left	(or	mo	no)	is s	amı	oled	on	risi	ng e	dge	of	PD	М_	CLK								



43.7.7 GAINL

Address offset: 0x518

Left output gain adjustment

Bit r	umber		31	30	29	28 2	27 26	5 25	24	23 2	22 2	1 20	19	18	17 :	16 :	15 1	4 13	3 12	11 1	0 9	8	7	6	5	4	3 2	1	0
Id																								Α	Α	A A	A A	Α	Α
Rese	et 0x00000028		0	0	0	0	0 0	0	0	0 (0 0	0	0	0	0	0	0 (0	0	0	0 (0	0	0	1	0 :	١ 0	0	0
ld	RW Field	Value Id	Va	lue						Desc	cript	tion	ı																
Α	RW GAINL									Left	out	put	gain	adj	ustr	ner	nt, in	0.5	dB s	teps	, ard	ound	the	de	fau	t			
										mod	lule	gair	ı (se	e el	ectri	ical	par	ame	ters)									
										0x00) -20	dB	gair	n ad	just														
										0x01	1 -19	9.5 c	dB ga	ain a	adju	st													
										()																			
										0x27	7 -0.	5 dE	3 gai	n ac	djust	t													
										0x28	3 0 d	IB g	ain a	adju	st														
										0x29	9 +0.	.5 d	B ga	in a	djus	t													
										()																			
										0x4F	+19	9.5	dB g	ain	adju	st													
										0x50) +2(0 dE	3 gai	n ac	ljust	:													
		MinGain	0x0	00						-20d	IB ga	ain a	adju	stm	ent	(mi	nim	um)											
		DefaultGain	0x2	28						0dB	gair	ad _.	justr	men	t ('2	500) RN	1S' r	equi	reme	ent)								
		MaxGain	0x!	50						+200	dB g	ain	adju	stm	ent	(ma	axim	num)										

43.7.8 GAINR

Address offset: 0x51C

Right output gain adjustment

Bit r	umber		31	1 30	29	28	27	26	25	24	23 :	22 2	21 2	0 1	9 1	8 17	7 16	5 15	14	13	12 :	11 10	9	8	7	6	5	4	3	2	1 0
Id																									Α	Α	Α	Α	Α	A	А А
Res	et 0x00000028		0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	1	0	1	0	0 0
Id	RW Field	Value Id	Va	alue	:						Des	crip	tio	n																	
Α	RW GAINR										Righ	nt o	utpı	ut ga	ain	adju	ıstn	nen	t, in	0.5	dB:	steps	, arc	oun	d th	ie					
											defa	ault	mo	dule	e ga	in (see	ele	ctric	al p	arar	nete	rs)								
		MinGain	0x	00							-20	dB g	gain	adjı	ustr	nen	t (n	nini	mur	n)											
		DefaultGain	0x	28							0dB	gai	n ad	djus	tme	ent ('25	00 F	RMS	' re	quir	emer	ıt)								
		MaxGain	0x	50							+20	dB 8	gain	adj	ust	mer	nt (r	nax	imu	ım)											

43.7.9 PSEL.CLK

Address offset: 0x540

Pin number configuration for PDM CLK signal

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	АААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

43.7.10 PSEL.DIN

Address offset: 0x544



Pin number configuration for PDM DIN signal

Bit	number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	АААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	$1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \;$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

43.7.11 SAMPLE.PTR

Address offset: 0x560

RAM address pointer to write samples to with EasyDMA



43.7.12 SAMPLE.MAXCNT

Address offset: 0x564

Number of samples to allocate memory for in EasyDMA mode

Bit	number		31	. 30	29	28 2	7 2	6 25	5 24	1 23	22	21	20	19 1	18 1	7 1	6 1	5 1	4 13	12	11	10	9	8	7	6	5	4	3 2	1	0
Id																		Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	ΑА	Α.	Α
Res	et 0x00000000		0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Va	lue						De	scri	iptic	n																		
Α	RW BUFFSIZE		01	327	767	1	10	engi	th c	of DI	ИΑ	RAN	1 all	loca	tion	in in	nun	nhe	r of	sam	nle	s									

43.8 Electrical specification

43.8.1 PDM Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
I _{PDM,stereo}	PDM module active current, stereo operation ³⁸		1.4		mA
f _{PDM,CLK}	PDM clock speed		1.032		MHz
t _{PDM,JITTER}	Jitter in PDM clock output			20	ns
T _{dPDM,CLK}	PDM clock duty cycle	40	50	60	%
t _{PDM,DATA}	Decimation filter delay			5	ms
t _{PDM,cv}	Allowed clock edge to data valid			125	ns
t _{PDM,ci}	Allowed (other) clock edge to data invalid	0			ns
t _{PDM,s}	Data setup time at f _{PDM,CLK} =1.024 MHz	65			ns
t _{PDM,h}	Data hold time at f _{PDM,CLK} =1.024 MHz	0			ns
G _{PDM,default}	Default (reset) absolute gain of the PDM module		3.2		dB

³⁸ Average current including PDM and DMA transfers, excluding clock and power supply base currents






Figure 128: PDM timing diagram



44 I²S — Inter-IC sound interface

The I²S (Inter-IC Sound) module, supports the original two-channel I²S format, and left or right-aligned formats. It implements EasyDMA for sample transfer directly to and from RAM without CPU intervention.

The I²S peripheral has the following main features:

- · Master and Slave mode
- · Simultaneous bi-directional (TX and RX) audio streaming
- Original I²S and left- or right-aligned format
- · 8, 16 and 24-bit sample width
- · Low-jitter Master Clock generator
- · Various sample rates




Figure 129: I²S master

44.1 Mode

The I²S protocol specification defines two modes of operation, Master and Slave.

The I²S mode decides which of the two sides (Master or Slave) shall provide the clock signals LRCK and SCK, and these signals are always supplied by the Master to the Slave.

44.2 Transmitting and receiving

The I^2S module supports both transmission (TX) and reception (RX) of serial data. In both cases the serial data is shifted synchronously to the clock signals SCK and LRCK.



TX data is written to the SDOUT pin on the falling edge of SCK, and RX data is read from the SDIN pin on the rising edge of SCK. The most significant bit (MSB) is always transmitted first.

TX and RX are available in both Master and Slave modes and can be enabled/disabled independently in the CONFIG.TXEN on page 456 and CONFIG.RXEN on page 456.

Transmission and/or reception is started by triggering the START task. When started and transmission is enabled (in *CONFIG.TXEN* on page 456), the TXPTRUPD event will be generated for every *RXTXD.MAXCNT* on page 459 number of transmitted data words (containing one or more samples). Similarly, when started and reception is enabled (in *CONFIG.RXEN* on page 456), the RXPTRUPD event will be generated for every *RXTXD.MAXCNT* on page 459 received data words.




Figure 130: Transmitting and receiving. CONFIG.FORMAT = Aligned, CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo, RXTXD.MAXCNT = 1.

44.3 Left right clock (LRCK)

The Left Right Clock (LRCK), often referred to as "word clock", "sample clock" or "word select" in I²S context, is the clock defining the frames in the serial bit streams sent and received on SDOUT and SDIN, respectively.

In I2S mode, each frame contains one left and right sample pair, with the left sample being transferred during the low half period of LRCK followed by the right sample being transferred during the high period of LRCK.

In Aligned mode, each frame contains one left and right sample pair, with the left sample being transferred during the high half period of LRCK followed by the right sample being transferred during the low period of LRCK.

Consequently, the LRCK frequency is equivalent to the audio sample rate.

When operating in Master mode, the LRCK is generated from the MCK, and the frequency of LRCK is then given as:

```
LRCK = MCK / CONFIG.RATIO
```

LRCK always toggles around the falling edge of the serial clock SCK.

44.4 Serial clock (SCK)

The serial clock (SCK), often referred to as the serial bit clock, pulses once for each data bit being transferred on the serial data lines SDIN and SDOUT.



When operating in Master mode the SCK is generated from the MCK, and the frequency of SCK is then given as:

```
SCK = 2 * LRCK * CONFIG.SWIDTH
```

The falling edge of the SCK falls on the toggling edge of LRCK.

When operating in Slave mode SCK is provided by the external I²S master.

44.5 Master clock (MCK)

The master clock (MCK) is the clock from which LRCK and SCK are derived when operating in Master mode.

The MCK is generated by an internal MCK generator. This generator always needs to be enabled when in Master mode, but the generator can also be enabled when in Slave mode. Enabling the generator when in slave mode can be useful in the case where the external Master is not able to generate its own master clock.

The MCK generator is enabled/disabled in the register *CONFIG.MCKEN* on page 457, and the generator is started or stopped by the START or STOP tasks.

In Master mode the LRCK and the SCK frequencies are closely related, as both are derived from MCK and set indirectly through *CONFIG.RATIO* on page 457 and *CONFIG.SWIDTH* on page 458.

When configuring these registers, the user is responsible for fulfilling the following requirements:

1. SCK frequency can never exceed the MCK frequency, which can be formulated as:

```
CONFIG.RATIO >= 2 * CONFIG.SWIDTH
```

2. The MCK/LRCK ratio shall be a multiple of 2 * CONFIG.SWIDTH, which can be formulated as:

```
Integer = (CONFIG.RATIO / (2 * CONFIG.SWIDTH))
```

The MCK signal can be routed to an output pin (specified in PSEL.MCK) to supply external I²S devices that require the MCK to be supplied from the outside.

When operating in Slave mode, the I²S module does not use the MCK and the MCK generator does not need to be enabled.




Figure 131: Relation between RATIO, MCK and LRCK.

Table 105: Configuration examples

Desired LRCK [Hz]	CONFIG.SWIDTH	CONFIG.RATIO	CONFIG.MCKFREQ	MCK [Hz]	LRCK [Hz]	LRCK error [%]
16000	16Bit	32X	32MDIV63	507936.5	15873.0	-0.8
16000	16Bit	64X	32MDIV31	1032258.1	16129.0	0.8
16000	16Bit	256X	32MDIV8	4000000.0	15625.0	-2.3
32000	16Bit	32X	32MDIV31	1032258.1	32258.1	0.8
32000	16Bit	64X	32MDIV16	2000000.0	31250.0	-2.3
32000	16Bit	256X	32MDIV4	8000000.0	31250.0	-2.3
44100	16Bit	32X	32MDIV23	1391304.3	43478.3	-1.4
44100	16Bit	64X	32MDIV11	2909090.9	45454.5	3.1
44100	16Bit	256X	32MDIV3	10666666.7	41666.7	-5.5

44.6 Width, alignment and format

The CONFIG.SWIDTH register primarily defines the sample width of the data written to memory. In master mode, it then also sets the amount of bits per frame. In Slave mode it controls padding/trimming if required. Left, right, transmitted, and received samples always have the same width. The CONFIG.FORMAT register specifies the position of the data frames with respect to the LRCK edges in both Master and Slave modes.



When using I²S format, the first bit in a half-frame (containing one left or right sample) gets sampled on the second rising edge of the SCK after a LRCK edge. When using Aligned mode, the first bit in a half-frame gets sampled on the first rising edge of SCK following a LRCK edge.

For data being received on SDIN the sample value can be either right or left-aligned inside a half-frame, as specified in *CONFIG.ALIGN* on page 458. *CONFIG.ALIGN* on page 458 affects only the decoding of the incoming samples (SDIN), while the outgoing samples (SDOUT) are always left-aligned (or justified).

When using left-alignment, each half-frame starts with the MSB of the sample value (both for data being sent on SDOUT and received on SDIN).

When using right-alignment, each half-frame of data being received on SDIN ends with the LSB of the sample value, while each half-frame of data being sent on SDOUT starts with the MSB of the sample value (same as for left-alignment).

In Master mode, the size of a half-frame (in number of SCK periods) equals the sample width (in number of bits), and in this case the alignment setting does not care as each half-frame in any case will start with the MSB and end with the LSB of the sample value.

In slave mode, however, the sample width does not need to equal the frame size. This means you might have extra or fewer SCK pulses per half-frame than what the sample width specified in *CONFIG.SWIDTH* requires.

In the case where we use **left-alignment** and the number of SCK pulses per half-frame is **higher** than the sample width, the following will apply:

- For data received on SDIN, all bits after the LSB of the sample value will be discarded.
- For data sent on SDOUT, all bits after the LSB of the sample value will be 0.

In the case where we use **left-alignment** and the number of SCK pulses per frame is **lower** than the sample width, the following will apply:

Data sent and received on SDOUT and SDIN will be truncated with the LSBs being removed first.

In the case where we use **right-alignment** and the number of SCK pulses per frame is **higher** than the sample width, the following will apply:

- For data received on SDIN, all bits before the MSB of the sample value will be discarded.
- For data sent on SDOUT, all bits after the LSB of the sample value will be 0 (same behavior as for left-alignment).

In the case where we use **right-alignment** and the number of SCK pulses per frame is **lower** than the sample width, the following will apply:

- Data received on SDIN will be sign-extended to "sample width" number of bits before being written to memory.
- Data sent on SDOUT will be truncated with the LSBs being removed first (same behavior as for leftalignment).




Figure 132: I²S format. CONFIG.SWIDTH equalling half-frame size.




Figure 133: Aligned format. CONFIG.SWIDTH equalling half-frame size.



44.7 EasyDMA

The I²S module implements EasyDMA for accessing internal Data RAM without CPU intervention.

The source and destination pointers for the TX and RX data are configured in *TXD.PTR* on page 459 and *RXD.PTR* on page 459. The memory pointed to by these pointers will only be read or written when TX or RX are enabled in *CONFIG.TXEN* on page 456 and *CONFIG.RXEN* on page 456.

The addresses written to the pointer registers *TXD.PTR* on page 459 and *RXD.PTR* on page 459 are double-buffered in hardware, and these double buffers are updated for every *RXTXD.MAXCNT* on page 459 words (containing one or more samples) read/written from/to memory. The events TXPTRUPD and RXPTRUPD are generated whenever the TXD.PTR and RXD.PTR are transferred to these double buffers.

If *TXD.PTR* on page 459 is not pointing to the Data RAM region when transmission is enabled, or *RXD.PTR* on page 459 is not pointing to the Data RAM region when reception is enabled, an EasyDMA transfer may result in a HardFault and/or memory corruption. See *Memory* on page 23 for more information about the different memory regions.

Due to the nature of I²S, where the number of transmitted samples always equals the number of received samples (at least when both TX and RX are enabled), one common register *RXTXD.MAXCNT* on page 459 is used for specifying the sizes of these two memory buffers. The size of the buffers is specified in a number of 32-bit words. Such a 32-bit memory word can either contain four 8-bit samples, two 16-bit samples or one right-aligned 24-bit sample sign extended to 32 bit.

In stereo mode (CONFIG.CHANNELS=Stereo), the samples are stored as "left and right sample pairs" in memory. Figure Figure 134: Memory mapping for 8 bit stereo. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo. on page 450, Figure 136: Memory mapping for 16 bit stereo. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Stereo. on page 451 and Figure 138: Memory mapping for 24 bit stereo. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Stereo. on page 451 show how the samples are mapped to memory in this mode. The mapping is valid for both RX and TX.

In mono mode (CONFIG.CHANNELS=Left or Right), RX sample from only one channel in the frame is stored in memory, the other channel sample is ignored. Illustrations *Figure 135: Memory mapping for 8 bit mono. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Left.* on page 451, *Figure 137: Memory mapping for 16 bit mono, left channel only. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Left.* on page 451 and *Figure 139: Memory mapping for 24 bit mono, left channel only. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Left.* on page 452 show how RX samples are mapped to memory in this mode.

For TX, the same outgoing sample read from memory is transmitted on both left and right in a frame, resulting in a mono output stream.




Figure 134: Memory mapping for 8 bit stereo. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo.



	31 24	23 16	15 8	7 0
x.PTR	Left sample 3	Left sample 2	Left sample 1	Left sample 0
x.PTR + 4	Left sample 7	Left sample 6	Left sample 5	Left sample 4
x.PTR + n - 4	Left sample n-1	Left sample n-2	Left sample n-3	Left sample n-4

Figure 135: Memory mapping for 8 bit mono. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Left.

	31 16	15 0
x.PTR	Right sample 0	Left sample 0
x.PTR + 4	Right sample 1	Left sample 1
x.PTR + (n*4) - 4	Right sample n - 1	Left sample n - 1

Figure 136: Memory mapping for 16 bit stereo. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Stereo.

	31 16	15 (
x.PTR	Left sample 1	Left sample 0
x.PTR + 4	Left sample 3	Left sample 2
x.PTR + (n*2) - 4	Left sample n - 1	Left sample n - 2

Figure 137: Memory mapping for 16 bit mono, left channel only. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Left.

	31	23 0
x.PTR	Sign ext.	Left sample 0
x.PTR + 4	Sign ext.	Right sample 0
x.PTR + (n*8) - 8	Sign ext.	Left sample n - 1
x.PTR + (n*8) - 4	Sign ext.	Right sample n - 1

Figure 138: Memory mapping for 24 bit stereo. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Stereo.



	31	23 0
x.PTR	Sign ext.	Left sample 0
x.PTR + 4	Sign ext.	Left sample 1
x.PTR + (n*4) - 4	Sign ext.	Left sample n - 1

Figure 139: Memory mapping for 24 bit mono, left channel only. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Left.

44.8 Module operation

Described here is a typical operating procedure for the I²S module.

1. Configure the I2S module using the CONFIG registers

```
// Enable reception
NRF I2S->CONFIG.RXEN = (I2S CONFIG_RXEN_RXEN_Enabled <<
                                        12S CONFIG RXEN RXEN Pos);
// Enable transmission
NRF_I2S->CONFIG.TXEN = (I2S_CONFIG_TXEN_TXEN_Enabled <<</pre>
                                        12S CONFIG TXEN TXEN Pos);
// Enable MCK generator
NRF I2S->CONFIG.MCKEN = (I2S CONFIG MCKEN MCKEN Enabled <<
                                        12S CONFIG MCKEN MCKEN Pos);
// MCKFREQ = 4 MHz
NRF I2S->CONFIG.MCKFREQ = I2S CONFIG MCKFREQ MCKFREQ 32MDIV8 <<
                                        12S CONFIG MCKFREQ MCKFREQ Pos;
// Ratio = 256
NRF I2S->CONFIG.RATIO = I2S CONFIG RATIO RATIO 256X <<
                                       12S CONFIG_RATIO_RATIO_Pos;
// MCKFREQ = 4 MHz and Ratio = 256 gives sample rate = \overline{15.625} ks/s
// Sample width = 16 bit
NRF I2S->CONFIG.SWIDTH = I2S CONFIG SWIDTH SWIDTH 16Bit <<
                                        12S CONFIG SWIDTH SWIDTH Pos;
// Alignment = Left
NRF I2S->CONFIG.ALIGN = I2S CONFIG ALIGN ALIGN Left <<
                                        12S CONFIG ALIGN ALIGN Pos;
// Format = I2S
NRF I2S->CONFIG.FORMAT = I2S CONFIG FORMAT FORMAT I2S <<
                                        12S CONFIG FORMAT FORMAT Pos;
// Use stereo
NRF I2S->CONFIG.CHANNELS = I2S CONFIG CHANNELS CHANNELS Stereo <<
                                        12S CONFIG CHANNELS CHANNELS Pos;
```

2. Map IO pins using the PINSEL registers



3. Configure TX and RX data pointers using the TXD, RXD and RXTXD registers

```
NRF_I2S->TXD.PTR = my_tx_buf;
NRF_I2S->RXD.PTR = my_rx_buf;
NRF_I2S->TXD.MAXCNT = MY_BUF_SIZE;
```

4. Enable the I²S module using the ENABLE register

```
NRF_I2S->ENABLE = 1;
```

5. Start audio streaming using the START task

```
NRF_I2S->TASKS_START = 1;
```

6. Handle received and transmitted data when receiving the TXPTRUPD and RXPTRUPD events

```
if (NRF_I2S->EVENTS_TXPTRUPD != 0)
{
    NRF_I2S->TXD.PTR = my_next_tx_buf;
    NRF_I2S->EVENTS_TXPTRUPD = 0;
}

if (NRF_I2S->EVENTS_RXPTRUPD != 0)
{
    NRF_I2S->RXD.PTR = my_next_rx_buf;
    NRF_I2S->EVENTS_RXPTRUPD = 0;
}
```

44.9 Pin configuration

The MCK, SCK, LRCK, SDIN and SDOUT signals associated with the I²S module are mapped to physical pins according to the pin numbers specified in the PSEL.x registers.

These pins are acquired whenever the I²S module is enabled through the register *ENABLE* on page 456.

When a pin is acquired by the I²S module, the direction of the pin (input or output) will be configured automatically, and any pin direction setting done in the GPIO module will be overridden. The directions for the various I²S pins are shown below in *Table 106: GPIO configuration before enabling peripheral (master mode)* on page 453 and *Table 107: GPIO configuration before enabling peripheral (slave mode)* on page 454.

To secure correct signal levels on the pins when the system is in OFF mode, and when the I²S module is disabled, these pins must be configured in the GPIO peripheral directly.

Table 106: GPIO configuration before enabling peripheral (master mode)

I ² S signal	I ² S pin	Direction	Output value	Comment
MCK	As specified in PSEL.MCK	Output	0	
LRCK	As specified in PSEL.LRCK	Output	0	



I ² S signal	I ² S pin	Direction	Output value	Comment
SCK	As specified in PSEL.SCK	Output	0	
SDIN	As specified in PSEL.SDIN	Input	Not applicable	
SDOUT	As specified in PSEL.SDOUT	Output	0	

Table 107: GPIO configuration before enabling peripheral (slave mode)

I ² S signal	I ² S pin	Direction	Output value	Comment	
MCK	As specified in PSEL.MCK	Output	0		
LRCK	As specified in PSEL.LRCK	Input	Not applicable		
SCK	As specified in PSEL.SCK	Input	Not applicable		
SDIN	As specified in PSEL.SDIN	Input	Not applicable		
SDOUT	As specified in PSEL.SDOUT	Output	0		

44.10 Registers

Table 108: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x40025000	I2S	125	Inter-IC Sound Interface		

Table 109: Register Overview

Register	Offset	Description
TASKS_START	0x000	Starts continuous I2S transfer. Also starts MCK generator when this is enabled.
TASKS_STOP	0x004	Stops I2S transfer. Also stops MCK generator. Triggering this task will cause the {event:STOPPED}
		event to be generated.
EVENTS_RXPTRUPD	0x104	The RXD.PTR register has been copied to internal double-buffers. When the I2S module is started
		and RX is enabled, this event will be generated for every RXTXD.MAXCNT words that are received on
		the SDIN pin.
EVENTS_STOPPED	0x108	12S transfer stopped.
EVENTS_TXPTRUPD	0x114	The TDX.PTR register has been copied to internal double-buffers. When the I2S module is started
		and TX is enabled, this event will be generated for every RXTXD.MAXCNT words that are sent on the
		SDOUT pin.
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable I2S module.
CONFIG.MODE	0x504	I2S mode.
CONFIG.RXEN	0x508	Reception (RX) enable.
CONFIG.TXEN	0x50C	Transmission (TX) enable.
CONFIG.MCKEN	0x510	Master clock generator enable.
CONFIG.MCKFREQ	0x514	Master clock generator frequency.
CONFIG.RATIO	0x518	MCK / LRCK ratio.
CONFIG.SWIDTH	0x51C	Sample width.
CONFIG.ALIGN	0x520	Alignment of sample within a frame.
CONFIG.FORMAT	0x524	Frame format.
CONFIG.CHANNELS	0x528	Enable channels.
RXD.PTR	0x538	Receive buffer RAM start address.
TXD.PTR	0x540	Transmit buffer RAM start address.
RXTXD.MAXCNT	0x550	Size of RXD and TXD buffers.
PSEL.MCK	0x560	Pin select for MCK signal.
PSEL.SCK	0x564	Pin select for SCK signal.
PSEL.LRCK	0x568	Pin select for LRCK signal.
PSEL.SDIN	0x56C	Pin select for SDIN signal.
PSEL.SDOUT	0x570	Pin select for SDOUT signal.

44.10.1 INTEN

Address offset: 0x300 Enable or disable interrupt



D.:			24 20 20 20 27 26 25 2	/ 23 22 21 20 19 18 17 16 15 1/ 13 12 11 10 9 8 7 6 5 / 3 2 1 0
	number		31 30 29 28 27 26 25 24	+ 23 22 21 20 13 10 17 10 13 14 13 12 11 10 3 6 7 6 3 4 3 2 1 6
Id				F C B
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
В	RW RXPTRUPD			Enable or disable interrupt for RXPTRUPD event
				See EVENTS_RXPTRUPD
		Disabled	0	Disable
		Enabled	1	Enable
С	RW STOPPED			Enable or disable interrupt for STOPPED event
				See EVENTS_STOPPED
		Disabled	0	Disable
		Enabled	1	Enable
F	RW TXPTRUPD			Enable or disable interrupt for TXPTRUPD event
				See EVENTS_TXPTRUPD
		Disabled	0	Disable
		Enabled	1	Enable

44.10.2 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				F C B
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
В	RW RXPTRUPD			Write '1' to Enable interrupt for RXPTRUPD event
				See EVENTS_RXPTRUPD
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW STOPPED			Write '1' to Enable interrupt for STOPPED event
				See EVENTS_STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW TXPTRUPD			Write '1' to Enable interrupt for TXPTRUPD event
				See EVENTS_TXPTRUPD
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

44.10.3 INTENCLR

Address offset: 0x308

Disable interrupt

Bit	number		33	1 30	29	2	8 27	7 20	6 25	5 2	4 2	3 22	2 21	20	19	18	17	16	15	14	13	12	11 :	10 9	9	3 7	6	5	4	3	2	1	0
Id																												F			С	В	
Res	et 0x00000000		0	0	0	0	0	0	0	(0 (0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 0	0	0	0	0	0	0	0
Id	RW Field	Value Id	V	alue							D	esc	ripti	on																			
В	RW RXPTRUPD										V	/rite	e '1'	to [Disa	ble	int	erru	ıpt	for	RXF	TRU	JPD	eve	nt								
											S	ee E	VEN	ITS_	RX	PTF	UP	D															
		Clear	1								D	isab	le																				
		Disabled	0								R	ead	: Dis	abl	ed																		
		Enabled	1								R	ead	: En	able	ed																		
С	RW STOPPED										V	/rite	e '1'	to E	Disa	ble	int	erru	ıpt	for	STC	PPE	ED e	ven	t								



	number		31	30 2	29 :	28 2	7 2	26 2	5 2	4 2	3 22	21	20	19 1	.8 1	.7 1	6 1	.5 1	l4 1	3 1	2 13	l 10	9	8	7	Ŭ	_	4 3	_	1 0
Id	et 0x00000000		٥	0	^	•	n ,					0	٨	•	۸ ،	n ,	۸ ،	Λ.		. ,			•	^	۸		F 0 (B 0 0
Id	RW Field	Value Id		lue	U				, (iptic		•						, ,	, ,	U	Ů	Ü	U	U		, ,	Ů	0 0
										S	ee <i>E</i>	VEN	rs	STO	PPE	D														
		Clear	1							D	isab	le																		
		Disabled	0							R	ead:	Disa	ble	ed																
		Enabled	1							R	ead:	Ena	ble	d																
F	RW TXPTRUPD									V	Vrite	'1' t	o D	isab	le ir	nter	rup	ot fo	or T	KPT	RUF	D e	vent	t						
										S	ee <i>E</i>	VEN	TS_	TXP	TRU	IPD														
		Clear	1							D	isab	le																		
		Disabled	0							R	ead:	Disa	ble	d																
		Enabled	1							R	ead:	Ena	ble	d																

44.10.4 ENABLE

Address offset: 0x500 Enable I2S module.

Bit	number		31 30 29 28 27	26 25 24 23 22 21 2	20 19 18 17 16	5 15 14 13 12 11	10 9 8	7 6 5	4 3	2 1 0
Id										А
Res	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0	0 0 0	0 0	0 0 0
Id	RW Field	Value Id	Value	Descriptio	n					
Α	RW ENABLE			Enable I2S	module.					
		Disabled	0	Disable						
		Enabled	1	Enable						

44.10.5 CONFIG.MODE

Address offset: 0x504

I2S mode.

Bit	number		31 3	0 29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12 :	11 1	0 9	8	7	6	5	4	3	2	1	0
Id																																Α
Res	et 0x00000000		0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Valu	е						De	scri	ipti	on																			
Α	RW MODE									125	mo	ode																				
		Master	0							Ma	ste	er m	ode	e. S0	CK a	and	LRO	CK g	ene	erat	ed f	rom	int	ern	al m	ast	er					
										clc	ok ((MC	CK) a	and	out	tpu	t or	n pii	ns d	lefii	ned	by F	SEL	XXX.								
		Slave	1							Sla	ve i	mo	de.	SCK	an	d LI	RCK	ge	ner	ate	d by	ext	erna	ıl m	aste	r aı	nd					
										rec	eiv	ed	on p	oins	de	fine	d b	y P	SEL	.xxx												

44.10.6 CONFIG.RXEN

Address offset: 0x508 Reception (RX) enable.

Bit number	31 30 29 28 27 26 25 24 23	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value D	Description
A RW RXEN	Reception ((RX) enable.
Disabled	0 Reception o	disabled and now data will be written to the RXD.PTR address.
Enabled	1 Reception 6	enabled.

44.10.7 CONFIG.TXEN

Address offset: 0x50C



Transmission (TX) enable.

Bit	number		31	1 30	29	28	27	7 26	25	24	23	22 2	21 2	20 1	19 1	L8 1	L7 1	6 1	5 1	4 13	3 12	11	10	9	8	7	6 .	5 4	4 3	2	1	0
Id																																Α
Re	set 0x00000001		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0) (0	0	0	0	0	0	0	0	0 (0	0	0	1
Id	RW Field	Value Id	V	alue	:						Des	scrip	otio	n																		
Α	RW TXEN							Tr	ans	mis	sion	ı (TX	() er	nabl	le.																	
		Disabled	0					Tr	ans	mis	sion	ı dis	able	ed a	nd	nov	w da	ata	will	be	reac	fro	n tl	heR	XD.	TXE)					
											ado	dres	s.																			
		Enabled	1					Tr	ans	mis	sion	n ena	able	d.																		

44.10.8 CONFIG.MCKEN

Address offset: 0x510

Master clock generator enable.

Bit	number		31	1 30	29	28	27	26	25	24	23	22 2	21 2	20 :	19 :	18 1	17 1	16 1	.5 1	4 13	3 12	11	10	9	8	7	6 !	5 4	4 3	2	1	. 0
Id																																Α
Res	et 0x00000001		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	1
Id	RW Field	Value Id	Va	alue	:						Des	scrip	tio	n																		
Α	RW MCKEN										Ma	ster	clo	ck į	gen	era	tor	ena	ble													
		Disabled	0								Ma	ster	clo	ck (gen	era	tor	disa	ble	d ar	nd P	SEL.	MCI	K no	t							
											con	nec	ted	l(av	aila	ble	as	GPI	O).													
		Enabled	1								Ma	ster	clo	ck	gen	era	tor	run	nin	g an	d M	CK c	outp	ut c	n P	SEL	.MC	CK.				

44.10.9 CONFIG.MCKFREQ

Address offset: 0x514

Master clock generator frequency.

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A	A A AAAA A A A A A A A A A A A A A A A
Reset 0x20000000		0 0 1 0 0 0	0 0 0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description
A RW MCKFREQ			Master clock generator frequency.
	32MDIV2	0x80000000	32 MHz / 2 = 16.0 MHz
	32MDIV3	0x50000000	32 MHz / 3 = 10.6666667 MHz
	32MDIV4	0x40000000	32 MHz / 4 = 8.0 MHz
	32MDIV5	0x30000000	32 MHz / 5 = 6.4 MHz
	32MDIV6	0x28000000	32 MHz / 6 = 5.3333333 MHz
	32MDIV8	0x20000000	32 MHz / 8 = 4.0 MHz
	32MDIV10	0x18000000	32 MHz / 10 = 3.2 MHz
	32MDIV11	0x16000000	32 MHz / 11 = 2.9090909 MHz
	32MDIV15	0x11000000	32 MHz / 15 = 2.1333333 MHz
	32MDIV16	0x10000000	32 MHz / 16 = 2.0 MHz
	32MDIV21	0x0C000000	32 MHz / 21 = 1.5238095
	32MDIV23	0x0B000000	32 MHz / 23 = 1.3913043 MHz
	32MDIV30	0x0880000	32 MHz / 30 = 1.0666667 MHz
	32MDIV31	0x08400000	32 MHz / 31 = 1.0322581 MHz
	32MDIV32	0x08000000	32 MHz / 32 = 1.0 MHz
	32MDIV42	0x06000000	32 MHz / 42 = 0.7619048 MHz
	32MDIV63	0x04100000	32 MHz / 63 = 0.5079365 MHz
	32MDIV125	0x020C0000	32 MHz / 125 = 0.256 MHz

44.10.10 CONFIG.RATIO

Address offset: 0x518 MCK / LRCK ratio.



Bit number		31	30 2	9 2	8 27	7 26	25	24	23 2	2 2:	1 20	19	18	17 :	16 1	15 1	l4 1	3 12	11	10	9	8	7	6	5 4	3	2	1 0
Id																										Α	Α	A A
Reset 0x00000006		0	0 (0 (0 0	0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	1	1 0
Id RW Field V	/alue Id	Va	lue					- 1	Desc	ript	ion																	
A RW RATIO									MCk	(/L	RCK	rati	ο.															
3	32X	0							LRCI	K = 1	ИСК	/ 32	2															
4	18X	1							LRCI	K = 1	ИСК	/ 48	3															
6	54X	2							LRCI	K = 1	ИСК	/ 64	1															
9	96X	3							LRCI	K = 1	ИСК	/ 96	5															
1	.28X	4							LRCI	K = 1	ИСК	/ 12	28															
1	.92X	5							LRCI	K = 1	ИСК	/ 19	92															
2	256X	6							LRCI	K = 1	ИСК	/ 25	6															
3	384X	7							LRCI	K = 1	ИСК	/ 38	34															
5	512X	8							LRCI	K = 1	ИСК	/ 51	L2															

44.10.11 CONFIG.SWIDTH

Address offset: 0x51C

Sample width.

В	t number		31	1 30	29	28	3 27	7 26	5 25	5 24	1 2	3 22	21	20	19	18	17	16	15	14	13	12	11 1	.0	9	8	7	6	5 .	4 3	3 2	1	0
Id																																Α	Α
R	eset 0x00000001		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0 (0	0	1
Id	RW Field	Value Id	Va	alue	•						D	escr	ipti	on																			
Α	RW SWIDTH										Sa	amp	le w	idtl	h.																		
		8Bit	0								8	bit.																					
		16Bit	1								10	6 bit																					
		24Bit	2								24	4 bit																					

44.10.12 CONFIG.ALIGN

Address offset: 0x520

Alignment of sample within a frame.

Bit	number		31 30	29	28	27	26	25	24	23	22	21 2	20 1	.9 1	8 1	7 16	5 15	14	13	12 1	11 10	9	8	7	6	5	4	3	2	1 0
Id																														Α
Res	et 0x00000000		0 0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Value	9						De	scrip	otio	n																	
Α	RW ALIGN									Alię	gnm	ent	of s	am	ple	witl	nin a	fra	me.											
		Left	0							Lef	t-ali	gne	d.																	
		Right	1							Rig	ht-a	lign	ied.																	

44.10.13 CONFIG.FORMAT

Address offset: 0x524

Frame format.

Bit	number		31 30	29	28	27	26	25	24	23	22	21	20	19	18 :	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id																																Α
Res	et 0x00000000		0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Value	:						Des	scri	ptic	n																			
Α	RW FORMAT									Fra	me	for	mat	t.																		
		I2S	0							Ori	gina	al 12	S fo	rm	at.																	

44.10.14 CONFIG.CHANNELS

Address offset: 0x528 Enable channels.



Bi	t number		3:	1 30	29	28	3 27	7 26	25	24	23	22	21 2	20 :	19 1	18 1	17 1	16 1	15 1	14 1	13 1	.2 1	1 10) 9	8	7	6	5	4	3	2	1	0
Id																																Α	Α
R	eset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	V	alue	:						De	scri	ptio	n																			
Α	RW CHANNELS										Ena	able	cha	nn	els.																		
		Stereo	0								Ste	reo																					
		Left	1								Lef	t or	ıly.																				
		Right	2								Rig	ht c	only																				

44.10.15 RXD.PTR

Address offset: 0x538

Receive buffer RAM start address.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW PTR		Receive buffer Data RAM start address. When receiving, words

containing samples will be written to this address. This address

is a word aligned Data RAM address.

44.10.16 TXD.PTR

Address offset: 0x540

Transmit buffer RAM start address.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW PTR		Transmit buffer Data RAM start address. When transmitting,

words containing samples will be fetched from this address. This address is a word aligned Data RAM address.

44.10.17 RXTXD.MAXCNT

Address offset: 0x550

Size of RXD and TXD buffers.

Bit number	31 30 29 28 27	26 25 24 23 22 21 20 19 18 17	7 16 15 14 13 1	12 11 10 9 8	7 6 5 4 3 2 1 0
Id			А	A A A A	. A A A A A A A
Reset 0x00000000	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field Value	Id Value	Description			

A RW MAXCNT Size of RXD and TXD buffers in number of 32 bit words.

44.10.18 PSEL.MCK

Address offset: 0x560 Pin select for MCK signal.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit number Id С A A A A A Reset 0xFFFFFFF Value Id ld RW Field Value Description RW PIN [0..31] Pin number RW CONNECT Connection Disconnected Disconnect 1 Connected Connect



44.10.19 PSEL.SCK

Address offset: 0x564
Pin select for SCK signal.

Bit	number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			С	АААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	$1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \;$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

44.10.20 PSEL.LRCK

Address offset: 0x568

Pin select for LRCK signal.

er		31 30	29	28 2	7 26	25	24 2	3 22	2 21	20	19 1	18 17	7 16	15	14 13	3 12	11 10	9	8	7	6 5	5 4	3	2	1 0
		С																				Α	Α	Α.	А А
FFFFFFF		1 1	1	1 :	1 1	1	1 1	l 1	. 1	1	1	1 1	1	1	1 1	. 1	1 1	1	1	1	1 1	1	1	1	1 1
/ Field	Value Id	Value					D	esci	ripti	on															
PIN		[031]]				Р	in nı	umb	er															
CONNECT							C	onn	ectio	on															
	Disconnected	1					D	isco	nne	ct															
	Connected	0					С	onn	ect																
F	FFFFFFF Field PIN CONNECT	FFFFFFF Field Value Id PIN CONNECT Disconnected	C C TFFFFFF	C	C	C	C TFFFFFFF	C FFFFFFF	C	C FFFFFFF	C	C	C	C	C	FFFFFFFF 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	FFFFFFFF 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								

44.10.21 PSEL.SDIN

Address offset: 0x56C

Pin select for SDIN signal.

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			С	ААААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	$1\;1\;1\;1\;1\;1\;1\;1\;1\;1\;1\;1\;1\;1\;1\;1\;1\;1\;1\;$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

44.10.22 PSEL.SDOUT

Address offset: 0x570

Pin select for SDOUT signal.

Bit	number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			С	ААААА
Res	et OxFFFFFFF		1 1 1 1 1 1 1 1	$1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \; 1 \;$
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect



44.11 Electrical specification

44.11.1 I2S timing specification

Symbol	Description		Min.	Тур.	Max.	Units
t _{S_SDIN}	SDIN setup time before SCK rising	20	ns			
t _{H_SDIN}	SDIN hold time after SCK rising		15			ns
t_{S_SDOUT}	SDOUT setup time after SCK falling	40	ns			
t _{H_SDOUT}	SDOUT hold time before SCK falling		6			ns
t _{SCK_LRCK}	SCLK falling to LRCK edge	-5	0	5	ns	
f_{MCK}	MCK frequency				4000	kHz
f _{LRCK}	LRCK frequency	48			kHz	
f _{SCK}	SCK frequency				2000	kHz
DC _{CK}	Clock duty cycle (MCK, LRCK, SCK)	45	55		%	




Figure 140: I2S timing diagram



45 MWU — Memory watch unit

The Memory watch unit (MWU) can be used to generate events when a memory region is accessed by the CPU. The MWU can be configured to trigger events for access to Data RAM and Peripheral memory segments. The MWU allows an application developer to generate memory access events during development for debugging or during production execution for failure detection and recovery.

Listed here are the main features for MWU:

- Six memory regions, four user-configurable and two fixed regions in peripheral address space
- Flexible configuration of regions with START and END addresses
- Generate events on CPU read and/or write to a defined region of Data RAM or peripheral memory address space
- Programmable maskable or non-maskable (NMI) interrupt on events
- Peripheral interfaces can be watched for read and write access using subregions of the two fixed memory regions

Table 110: Memory regions

Memory region	START address	END address
REGION[03]	Configurable	Configurable
PREGION[0]	0x4000000	0x4001FFFF
PREGION[1]	0x40020000	0x4003EEEE

Each MWU region is defined by a start address and an end address, configured by the START and END registers respectively. These addresses are byte aligned and inclusive. The END register value has to be greater or equal to the START register value. Each region is associated with a pair of events that indicate that either a write access or a read access from the CPU has been detected inside the region.

For regions containing subregions (see below), a set of status registers PERREGION[0..1].SUBSTATWA and PERREGION[0..1].SUBSTATRA indicate which subregion(s) caused the EVENT_PREGION[0..1].WA and EVENT_PREGION[0..1].RA respectively.

The MWU is only able to detect memory accesses in the Data RAM and Peripheral memory segments from the CPU, see *Memory* on page 23 for more information about the different memory segments. EasyDMA accesses are not monitored by the MWU. The MWU requires two HCLK cycles to detect and generate the event.

The peripheral regions, PREGION[0...1], are divided into 32 equally sized subregions, SR[0...31]. All subregions are excluded in the main region by default, and any can be included by specifying them in the SUBS register. When a subregion is excluded from the main region, the memory watch mechanism will not trigger any events when that subregion is accessed.

Subregions in PREGION[0..1] cannot be individually configured for read or write access watch. Watch configuration is only possible for a region as a whole. The PRGNiRA and PRGNiWA (i=0..1) fields in the REGIONEN register control watching read and write access.

REGION[0..3] can be individually enabled for read and/or write access watching through their respective RGNiRA and RGNiWA (i=0..3) fields in the REGIONEN register.

REGIONENSET and REGIONENCLR allow respectively enabling and disabling one or multiple REGIONs or PREGIONs watching in a single write access.

45.1 Registers

Table 111: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40020000	MWU	MWU	Memory Watch Unit	



Table 112: Register Overview

Register	Offset	Description
EVENTS_REGION[0].WA	0x100	Write access to region 0 detected
EVENTS_REGION[0].RA	0x104	Read access to region 0 detected
EVENTS_REGION[1].WA	0x108	Write access to region 1 detected
EVENTS_REGION[1].RA	0x10C	Read access to region 1 detected
EVENTS_REGION[2].WA	0x110	Write access to region 2 detected
EVENTS_REGION[2].RA	0x114	Read access to region 2 detected
EVENTS_REGION[3].WA	0x118	Write access to region 3 detected
EVENTS_REGION[3].RA	0x11C	Read access to region 3 detected
EVENTS_PREGION[0].W	A 0x160	Write access to peripheral region 0 detected
EVENTS_PREGION[0].RA	A 0x164	Read access to peripheral region 0 detected
EVENTS_PREGION[1].W	/ 0x168	Write access to peripheral region 1 detected
EVENTS_PREGION[1].RA	A 0x16C	Read access to peripheral region 1 detected
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
NMIEN	0x320	Enable or disable non-maskable interrupt
NMIENSET	0x324	Enable non-maskable interrupt
NMIENCLR	0x328	Disable non-maskable interrupt
PERREGION[0].SUBSTAT	∩ 0x400	Source of event/interrupt in region 0, write access detected while corresponding subregion was
		enabled for watching
PERREGION[0].SUBSTAT	Ox404	Source of event/interrupt in region 0, read access detected while corresponding subregion was
		enabled for watching
PERREGION[1].SUBSTAT	∩ 0x408	Source of event/interrupt in region 1, write access detected while corresponding subregion was
		enabled for watching
PERREGION[1].SUBSTAT	0x40C	Source of event/interrupt in region 1, read access detected while corresponding subregion was
		enabled for watching
REGIONEN	0x510	Enable/disable regions watch
REGIONENSET	0x514	Enable regions watch
REGIONENCLR	0x518	Disable regions watch
REGION[0].START	0x600	Start address for region 0
REGION[0].END	0x604	End address of region 0
REGION[1].START	0x610	Start address for region 1
REGION[1].END	0x614	End address of region 1
REGION[2].START	0x620	Start address for region 2
REGION[2].END	0x624	End address of region 2
REGION[3].START	0x630	Start address for region 3
REGION[3].END	0x634	End address of region 3
PREGION[0].START	0x6C0	Reserved for future use
PREGION[0].END	0x6C4	Reserved for future use
PREGION[0].SUBS	0x6C8	Subregions of region 0
PREGION[1].START	0x6D0	Reserved for future use
PREGION[1].END	0x6D4	Reserved for future use
PREGION[1].SUBS	0x6D8	Subregions of region 1

45.1.1 INTEN

Address offset: 0x300 Enable or disable interrupt

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id	L K J I H G F E D C B .
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A RW REGIONOWA	Enable or disable interrupt for REGION[0].WA event See

EVENTS_REGION[0].WA

Disabled 0 Disable



Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			L K J I	
Res	et 0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
	DW DECIONODA	Enabled	1	Enable
В	RW REGIONORA			Enable or disable interrupt for REGION[0].RA event
				See EVENTS_REGION[0].RA
		Disabled	0	Disable
		Enabled	1	Enable
С	RW REGION1WA			Enable or disable interrupt for REGION[1].WA event
				See EVENTS_REGION[1].WA
		Disabled	0	Disable
	DW DECIONADA	Enabled	1	Enable
D	RW REGION1RA			Enable or disable interrupt for REGION[1].RA event
				See EVENTS_REGION[1].RA
		Disabled	0	Disable
_	DW DECIONAVA	Enabled	1	Enable Facility and disable interpret for DECION(2) WA supple
E	RW REGION2WA			Enable or disable interrupt for REGION[2].WA event
				See EVENTS_REGION[2].WA
		Disabled	0	Disable
-	DW DECIONADA	Enabled	1	Enable
F	RW REGION2RA			Enable or disable interrupt for REGION[2].RA event
				See EVENTS_REGION[2].RA
		Disabled	0	Disable
_	DW DECIONAVA	Enabled	1	Enable Fachle or disable intervent for PECIONI21 WA quant
G	RW REGION3WA			Enable or disable interrupt for REGION[3].WA event
				See EVENTS_REGION[3].WA
		Disabled	0	Disable
Н	RW REGION3RA	Enabled	1	Enable Enable or disable interrupt for REGION[3].RA event
П	KW REGIONSKA			
				See EVENTS_REGION[3].RA
		Disabled	0	Disable
	RW PREGIONOWA	Enabled	1	Enable Enable or disable interrupt for PREGION[0]. WA event
	KW TREGIONOWA			· · · · · · · · · · · · · · · · · · ·
		D: 11 1		See EVENTS_PREGION[0].WA
		Disabled Enabled	0 1	Disable Enable
1	RW PREGIONORA	Lilabieu	1	Enable or disable interrupt for PREGION[0].RA event
•				· · · · · · · ·
		Disabled	0	See EVENTS_PREGION[0].RA Disable
		Enabled	0	Enable
K	RW PREGION1WA	Lubicu	-	Enable or disable interrupt for PREGION[1].WA event
	· · ·			
		Disabled	0	See EVENTS_PREGION[1].WA Disable
		Enabled	1	Enable
L	RW PREGION1RA		_	Enable or disable interrupt for PREGION[1].RA event
		Disabled	0	See EVENTS_PREGION[1].RA Disable
		Enabled	1	Enable
			-	

45.1.2 INTENSET

Address offset: 0x304 Enable interrupt



Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			LKJI	H G F E D C B A
Res	set 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW REGIONOWA			Write '1' to Enable interrupt for REGION[0].WA event
				See EVENTS_REGION[0].WA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW REGIONORA			Write '1' to Enable interrupt for REGION[0].RA event
				See EVENTS_REGION[0].RA
		Set	1	Enable
		Disabled	0	Read: Disabled
	DIV. DECIONALIVA	Enabled	1	Read: Enabled
С	RW REGION1WA			Write '1' to Enable interrupt for REGION[1].WA event
				See EVENTS_REGION[1].WA
		Set	1	Enable
		Disabled	0	Read: Disabled
D	RW REGION1RA	Enabled	1	Read: Enabled
D	NW REGIONINA			Write '1' to Enable interrupt for REGION[1].RA event
				See EVENTS_REGION[1].RA
		Set	1	Enable
		Disabled	0	Read: Disabled
E	RW REGION2WA	Enabled	1	Read: Enabled Write '1' to Enable interrupt for REGION[2].WA event
_	NW REGIONZWA			
				See EVENTS_REGION[2].WA
		Set	1	Enable Production of the Control of
		Disabled Enabled	0	Read: Disabled Read: Enabled
F	RW REGION2RA	Eliabica	1	Write '1' to Enable interrupt for REGION[2].RA event
		Set	1	See EVENTS_REGION[2].RA Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW REGION3WA			Write '1' to Enable interrupt for REGION[3].WA event
				See EVENTS_REGION[3].WA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW REGION3RA			Write '1' to Enable interrupt for REGION[3].RA event
				See EVENTS_REGION[3].RA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW PREGIONOWA			Write '1' to Enable interrupt for PREGION[0].WA event
				See EVENTS_PREGION[0].WA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW PREGIONORA			Write '1' to Enable interrupt for PREGION[0].RA event
				See EVENTS_PREGION[0].RA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW PREGION1WA			Write '1' to Enable interrupt for PREGION[1].WA event



Bit n	umber		31	30 2	29 2	28 2	7 2	6 2	5 2	4 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
Id						- 1	_	ζ.	J	ı																Н	G	F	Е) C	В	Α
Rese	t 0x00000000		0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Va	lue						D	escr	ipti	ion																			
										S	ee <i>E</i>	VEN	ITS_	PR	EGI	ON	1].	WA														
		Set	1							E	nabl	e																				
		Disabled	0							R	ead:	Dis	sabl	ed																		
		Enabled	1							R	ead:	: En	able	ed																		
L	RW PREGION1RA									W	/rite	'1'	to E	Enak	ole i	inte	rru	pt f	or I	PRE	GIC)N[:	1].R	A e	ven	t						
										S	ee <i>E</i>	VEN	ITS_	PR	EGI	ON	1].	RA														
		Set	1							E	nabl	e																				
		Disabled	0							R	ead:	Dis	sabl	ed																		
		Enabled	1							R	ead:	En	able	ed																		

45.1.3 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
d		L	K J I H G F E D C B A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
d RW Field	Value Id	Value	Description
RW REGIONOWA			Write '1' to Disable interrupt for REGION[0].WA event
			See EVENTS_REGION[0].WA
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
RW REGIONORA			Write '1' to Disable interrupt for REGION[0].RA event
			See EVENTS_REGION[0].RA
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
RW REGION1WA			Write '1' to Disable interrupt for REGION[1].WA event
			See EVENTS_REGION[1].WA
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
RW REGION1RA			Write '1' to Disable interrupt for REGION[1].RA event
			See EVENTS_REGION[1].RA
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
RW REGION2WA			Write '1' to Disable interrupt for REGION[2].WA event
			See EVENTS_REGION[2].WA
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
RW REGION2RA			Write '1' to Disable interrupt for REGION[2].RA event
			See EVENTS_REGION[2].RA
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
RW REGION3WA			Write '1' to Disable interrupt for REGION[3].WA event
			See EVENTS_REGION[3].WA
	Clear	1	Disable



Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			LKJI	H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW REGION3RA			Write '1' to Disable interrupt for REGION[3].RA event
				See EVENTS_REGION[3].RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW PREGIONOWA			Write '1' to Disable interrupt for PREGION[0].WA event
				See EVENTS_PREGION[0].WA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW PREGIONORA			Write '1' to Disable interrupt for PREGION[0].RA event
				See EVENTS_PREGION[0].RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW PREGION1WA			Write '1' to Disable interrupt for PREGION[1].WA event
				See EVENTS_PREGION[1].WA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW PREGION1RA			Write '1' to Disable interrupt for PREGION[1].RA event
				See EVENTS_PREGION[1].RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

45.1.4 NMIEN

Address offset: 0x320

Enable or disable non-maskable interrupt

Bit number			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		L K J I	H G F E D C B A	
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Id	RW Field	Value Id	Value	Description
Α	RW REGIONOWA			Enable or disable non-maskable interrupt for REGION[0].WA
				event
				See EVENTS_REGION[0].WA
		Disabled	0	Disable
		Enabled	1	Enable
В	RW REGIONORA			Enable or disable non-maskable interrupt for REGION[0].RA
				event
				See EVENTS_REGION[0].RA
		Disabled	0	Disable
		Enabled	1	Enable
С	RW REGION1WA			Enable or disable non-maskable interrupt for REGION[1].WA
				event
				See EVENTS_REGION[1].WA
		Disabled	0	Disable
		Enabled	1	Enable



Bit r	number		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
D	RW REGION1RA			Enable or disable non-maskable interrupt for REGION[1].RA event See EVENTS_REGION[1].RA
		Disabled	0	Disable
		Enabled	1	Enable
E	RW REGION2WA			Enable or disable non-maskable interrupt for REGION[2].WA event
		Disabled	0	See EVENTS_REGION[2].WA
		Disabled Enabled	1	Disable Enable
F	RW REGION2RA	Litabled	•	Enable or disable non-maskable interrupt for REGION[2].RA event
		Disabled	0	See EVENTS_REGION[2].RA Disable
		Enabled	1	Enable
G	RW REGION3WA			Enable or disable non-maskable interrupt for REGION[3].WA event
				See EVENTS_REGION[3].WA
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW REGION3RA			Enable or disable non-maskable interrupt for REGION[3].RA event
				See EVENTS_REGION[3].RA
		Disabled Enabled	0	Disable Enable
I	RW PREGIONOWA	Enabled	1	Enable or disable non-maskable interrupt for PREGION[0].WA event
				See EVENTS_PREGION[0].WA
		Disabled	0	Disable
J	RW PREGIONORA	Enabled	1	Enable Enable or disable non-maskable interrupt for PREGION[0].RA event See EVENTS_PREGION[0].RA
		Disabled	0	Disable
		Enabled	1	Enable
K	RW PREGION1WA			Enable or disable non-maskable interrupt for PREGION[1].WA event
				See EVENTS_PREGION[1].WA
		Disabled	0	Disable
L	RW PREGION1RA	Enabled	1	Enable Enable or disable non-maskable interrupt for PREGION[1].RA event
				See EVENTS_PREGION[1].RA
		Disabled	0	Disable
		Enabled	1	Enable

45.1.5 NMIENSET

Address offset: 0x324

Enable non-maskable interrupt



Bit	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			L K J	I HGFEDCBA
Res	et 0x00000000		0 0 0 0 0 0 0	$0 \ \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ \ 0 \ \ \ \ 0 \ \ \ 0 \ \ 0 \ \ \ \ 0 \ \ \ \ \ 0 \$
ld	RW Field	Value Id	Value	Description
Α	RW REGIONOWA			Write '1' to Enable non-maskable interrupt for REGION[0].WA event
				See EVENTS_REGION[0].WA
		Set	1	Enable
		Disabled	0	Read: Disabled
_		Enabled	1	Read: Enabled
В	RW REGIONORA			Write '1' to Enable non-maskable interrupt for REGION[0].RA event
				See EVENTS_REGION[0].RA
		Set	1	Enable
		Disabled	0	Read: Disabled
_	DIAL DECIONALIALA	Enabled	1	Read: Enabled
С	RW REGION1WA			Write '1' to Enable non-maskable interrupt for REGION[1].WA event
				See EVENTS_REGION[1].WA
		Set	1	Enable
		Disabled	0	Read: Disabled
D	RW REGION1RA	Enabled	1	Read: Enabled
U	NW REGIONINA			Write '1' to Enable non-maskable interrupt for REGION[1].RA event
				See EVENTS_REGION[1].RA
		Set	1	Enable
		Disabled	0	Read: Disabled
_		Enabled	1	Read: Enabled
E	RW REGION2WA			Write '1' to Enable non-maskable interrupt for REGION[2].WA event
				See EVENTS_REGION[2].WA
		Set	1	Enable
		Disabled	0	Read: Disabled
_		Enabled	1	Read: Enabled
F	RW REGION2RA			Write '1' to Enable non-maskable interrupt for REGION[2].RA event
				See EVENTS_REGION[2].RA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW REGION3WA			Write '1' to Enable non-maskable interrupt for REGION[3]. WA event
				See EVENTS_REGION[3].WA
		Set	1	Enable
		Disabled	0	Read: Disabled
	DW DECISION	Enabled	1	Read: Enabled
Н	RW REGION3RA			Write '1' to Enable non-maskable interrupt for REGION[3].RA event
				See EVENTS_REGION[3].RA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
1	RW PREGIONOWA			Write '1' to Enable non-maskable interrupt for PREGION[0].WA event
				See EVENTS_PREGION[0].WA



Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field Value Id	Value Description
Set	1 Enable
Disabled	0 Read: Disabled
Enabled	1 Read: Enabled
J RW PREGIONORA	Write '1' to Enable non-maskable interrupt for PREGION[0].RA
	event
	See EVENTS_PREGION[0].RA
Set	1 Enable
Disabled	0 Read: Disabled
Enabled	1 Read: Enabled
K RW PREGION1WA	Write '1' to Enable non-maskable interrupt for PREGION[1].WA
	event
	See EVENTS_PREGION[1].WA
Set	1 Enable
Disabled	0 Read: Disabled
Enabled	1 Read: Enabled
L RW PREGION1RA	Write '1' to Enable non-maskable interrupt for PREGION[1].RA
	event
	See EVENTS_PREGION[1].RA
Set	1 Enable
Disabled	0 Read: Disabled
Enabled	1 Read: Enabled
Endoted	1

45.1.6 NMIENCLR

Address offset: 0x328

Disable non-maskable interrupt

Bit number	•	31 30 29				23	22 21	. 20	19 1	l8 1	7 16	15 1	14 13	3 12 1	L1 10	9					_		1 0
Id			L	K J	J I													Н	G F	Ε	D	C I	ВА
Reset 0x00000000	(0 0 0	0 0	0 0	0	0	0 0	0	0 (0 (0	0	0 0	0	0 0	0	0	0	0 0	0	0	0 (0 0
Id RW Field Va	alue Id	Value				De	escripti	ion															
A RW REGIONOWA						ıW	rite '1'	to D	Disabl	le n	on-n	naska	ble i	nterr	upt fo	or R	EGIC	N[C)].W	Α			
						eve	ent																
						Sei	e <i>EVEN</i>	VTS	RFG	ION	เกา	N/A											
Cle	ear :	1					sable				[0]	• • • • • • • • • • • • • • • • • • • •											
		0					ad: Dis	sahle	ed														
		1					ad: En																
B RW REGIONORA	labica .	•					rite '1'			lo n	on-m	nacka	hla i	ntorr	unt fo	or RI	GIC	יאונכ	nl R A				
B RW REGIONORA							ent	10 0	/I3abi	10 11	011 11	iaska	DIC I	iiiciii	ирст	, ,,,	-010	IVIC	,,	,			
						CV	CIIL																
							e <i>EVEN</i>	VTS_	REG	ION	[O].F	RA											
Cle	ear :	1				Dis	sable																
Dis	sabled (0				Re	ad: Dis	sable	ed														
En	nabled :	1				Re	ad: En	able	ed														
C RW REGION1WA						ıW	rite '1'	to D	isabl	le n	on-n	naska	ble i	nterr	upt fo	or RI	GIC	N[1	.].W	4			
						eve	ent																
						Se	e <i>EVEN</i>	VTS	REG	ION	/[1].V	VA											
Cle	ear :	1					sable	_	•														
Dis		0				Re	ad: Dis	sable	ed														
		1					ad: En																
D RW REGION1RA							rite '1'			le n	on-n	naska	ble i	nterr	upt fo	or RI	EGIC	N[1	.1.RA				
							ent										- 0.0						
						Se	e <i>EVEN</i>	VTS_	REG	ION	[1].F	RA											



Bit n	umbe	r		31	30	29 2	28 27	7 26	25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id							L	. K	J I	H G F E D C B A
Rese		0000000				0	0 0	0	0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW I	Field	Value Id		llue					Description
			Clear Disabled	0						Disable Read: Disabled
			Enabled	1						Read: Enabled
E	RW/	REGION2WA	Lilabieu	_						Write '1' to Disable non-maskable interrupt for REGION[2].WA
-		NEGION2W/								event
										See EVENTS_REGION[2].WA
			Clear	1						Disable Parada Disable de
			Disabled Enabled	1						Read: Disabled Read: Enabled
F	RW/	REGION2RA	Lilabieu	_						Write '1' to Disable non-maskable interrupt for REGION[2].RA
		REGIONZION								event
										See EVENTS_REGION[2].RA
			Clear	1						Disable
			Disabled	0						Read: Disabled
			Enabled	1						Read: Enabled
G	RW	REGION3WA								Write '1' to Disable non-maskable interrupt for REGION[3].WA event
										See EVENTS_REGION[3].WA
			Clear	1						Disable
			Disabled	0						Read: Disabled
			Enabled	1						Read: Enabled
Н	RW	REGION3RA								Write '1' to Disable non-maskable interrupt for REGION[3].RA event
										See EVENTS_REGION[3].RA
			Clear	1						Disable
			Disabled	0						Read: Disabled
			Enabled	1						Read: Enabled
I	RW	PREGIONOWA								Write '1' to Disable non-maskable interrupt for PREGION[0].WA event
										See EVENTS_PREGION[0].WA
			Clear	1						Disable
			Disabled	0						Read: Disabled
			Enabled	1						Read: Enabled
J	RW	PREGIONORA								Write '1' to Disable non-maskable interrupt for PREGION[0].RA event
										See EVENTS_PREGION[0].RA
			Clear	1						Disable
			Disabled	0						Read: Disabled
			Enabled	1						Read: Enabled
K	RW	PREGION1WA								Write '1' to Disable non-maskable interrupt for PREGION[1].WA event
										See EVENTS_PREGION[1].WA
			Clear	1						Disable
			Disabled	0						Read: Disabled
			Enabled	1						Read: Enabled
L	RW	PREGION1RA								Write '1' to Disable non-maskable interrupt for PREGION[1].RA event
										See EVENTS_PREGION[1].RA
			Clear	1						Disable
			Disabled	0						Read: Disabled
			Enabled	1						Read: Enabled



45.1.7 PERREGION[0].SUBSTATWA

Address offset: 0x400

Source of event/interrupt in region 0, write access detected while corresponding subregion was enabled for watching

wa	CHI	119																							
	numbe	er							22 21 20																1 0
Id									WVU																
Res	et 0x0	00000000		0 0	0 0	0 0	0	0 0	000	0	0 0	0	0	0 0) () (0	0	0	0	0	0 (0	0	0 0
Id	RW	Field	Value Id	Value				Des	cription																
Α	RW	SR0						Subi	region 0	in re	gion 0	(wr	ite	'1' to	o cle	ear)	1								
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	า th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
В	RW	SR1						Subi	region 1	in re	gion 0	(wr	ite	'1' to	o cle	ear)	1								
			NoAccess	0				No v	write acc	cess o	ccurr	ed ir	า th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
С	RW	SR2						Subi	region 2	in re	gion 0	(wr	ite	'1' to	o cle	ear)	1								
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	า th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
D	RW	SR3						Subi	region 3	in re	gion 0	(wr	ite	'1' to	o clo	ear)									
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	ո th	is su	bre	egio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
Е	RW	SR4						Subi	region 4	in re	gion 0	(wr	ite	'1' to	o cle	ear)	1								
			NoAccess	0				No v	write acc	cess o	ccurr	ed ir	n th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
F	RW	SR5						Subi	region 5	in re	gion 0	(wr	ite	'1' to	o clo	ear)									
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	n th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
G	RW	SR6						Subi	region 6	in re	gion 0	(wr	ite	'1' to	o cle	ear))								
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	ո th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
Н	RW	SR7						Subi	region 7	in re	gion 0	(wr	ite	'1' to	o cle	ear)									
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	n th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
I	RW	SR8						Subi	region 8	in re	gion 0	(wr	ite	'1' to	o cle	ear))								
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	n th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
J	RW	SR9						Subi	region 9	in re	gion 0	(wr	ite	'1' to	o cle	ear)									
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	ո th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
K	RW	SR10						Subi	region 1	0 in re	egion	0 (w	vrite	e '1'	to c	clea	r)								
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	ո th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
L	RW	SR11						Subi	region 1	1 in re	egion	0 (w	vrite	e '1'	to c	clea	r)								
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	ո th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
М	RW	SR12						Subi	region 1	2 in re	egion	0 (w	vrite	e '1'	to c	clea	r)								
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	ո th	is su	bre	gio	n								
			Access	1				Writ	te access	s(es)	occuri	ed i	in th	nis sı	ubr	egio	n								
N	RW	SR13						Subi	region 1	3 in re	egion	0 (w	vrite	e '1'	to c	clea	r)								
			NoAccess	0				No v	write acc	ess o	ccurr	ed ir	ո th	is su	bre	gio	n								
			Access	1					te access																
0	RW	SR14							region 1							-									
			NoAccess	0					write acc		-														
			Access	1					te access																
Р	RW	SR15							region 1							-									
			NoAccess	0					write acc		-														
			Access	1					te access																
Q	RW	SR16							region 1							-									
									-		-	•													



Bit nu	ımber		31 30	29 28 2	7 26 25	5 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			f e	d c l	o a Z	Υ	/ XWVU T S R Q P O N M L K J I H G F E D C B A
Reset	0x00000000		0 0	0 0 0	0 0	0	0 0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value				Description
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
R	RW SR17						Subregion 17 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
S	RW SR18						Subregion 18 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
Т	RW SR19						Subregion 19 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
U	RW SR20						Subregion 20 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
V	RW SR21						Subregion 21 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
W	RW SR22						Subregion 22 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
Χ	RW SR23						Subregion 23 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
Υ	RW SR24						Subregion 24 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
Z	RW SR25						Subregion 25 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
a	RW SR26						Subregion 26 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
b	RW SR27						Subregion 27 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
С	RW SR28						Subregion 28 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
d	RW SR29						Subregion 29 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
e	RW SR30						Subregion 30 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
f	RW SR31						Subregion 31 in region 0 (write '1' to clear)
		NoAccess	0				No write access occurred in this subregion
		Access	1				Write access(es) occurred in this subregion
			-				22223(00) 0000 00 0 0500 051011

45.1.8 PERREGION[0].SUBSTATRA

Address offset: 0x404

Source of event/interrupt in region 0, read access detected while corresponding subregion was enabled for watching



Bit r	number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Res	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field Value Id	Value Description
Α	RW SR0	Subregion 0 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
В	RW SR1	Subregion 1 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
С	RW SR2	Subregion 2 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
_	Access	1 Read access(es) occurred in this subregion
D	RW SR3	Subregion 3 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
_	Access	1 Read access(es) occurred in this subregion
E	RW SR4	Subregion 4 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
E	Access	1 Read access(es) occurred in this subregion Subregion 5 in region 0 (write '1' to clear)
r	RW SR5	Subregion 5 in region 0 (write '1' to clear) O No read access occurred in this subregion
	NoAccess Access	No read access occurred in this subregion Read access(es) occurred in this subregion
G	RW SR6	Subregion 6 in region 0 (write '1' to clear)
Ü	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
Н	RW SR7	Subregion 7 in region 0 (write '1' to clear)
••	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
1	RW SR8	Subregion 8 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
J	RW SR9	Subregion 9 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
K	RW SR10	Subregion 10 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
L	RW SR11	Subregion 11 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
М	RW SR12	Subregion 12 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
N	RW SR13	Subregion 13 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
0	RW SR14	Subregion 14 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
Р	RW SR15	Subregion 15 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
Q	RW SR16	Subregion 16 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
-	Access	1 Read access(es) occurred in this subregion
R	RW SR17	Subregion 17 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
c	Access	1 Read access(es) occurred in this subregion Subregion 18 in region 0 (write '1' to clear)
S	RW SR18	Subregion 18 in region 0 (write '1' to clear)



Bit r	umber		31 30	29 28	27 26	5 25 :	24 2:	3 22 23	1 20 19	9 1	8 17	7 1	6 1!	5 1	4	13 1	2	11	10	9	8	7	6	5	4	3	2	1 (
Id				d c																								
	t 0x00000000			0 0																								
Id	RW Field	Value Id	Value					escript										_					_				_	
		NoAccess	0					o read		00	curr	-ed	in t	his	SSI	ıbre	gic	n										
		Access	1					ead acc									_											
Т	RW SR19							ubregio																				
		NoAccess	0					o read																				
		Access	1					ead acc									-											
U	RW SR20							ubregio									-											
		NoAccess	0					o read																				
		Access	1					ead acc									-											
V	RW SR21							ubregic																				
		NoAccess	0					o read			-																	
		Access	1					ead acc									-											
W	RW SR22							ubregio									-											
		NoAccess	0					o read																				
		Access	1					ead acc									-											
Х	RW SR23							ubregio									-											
		NoAccess	0					o read			_																	
		Access	1					ead acc									-											
Υ	RW SR24							ubregio									-											
		NoAccess	0				N	o read	access	oc	curr	ed	in t	his	s sı	ıbre	gio	n										
		Access	1				Re	ead acc	cess(es) 0	ccur	re	d in	thi	is s	ubr	egi	on										
Z	RW SR25						Sı	ubregic	on 25 ir	ı re	gior	า 0	(wr	ite	'1	' to	cle	ar)										
		NoAccess	0					o read			-																	
		Access	1					ead acc									-											
а	RW SR26						Sı	ubregio	n 26 ir	ı re	gior	า 0	(wr	ite	'1	' to	cle	ar)										
		NoAccess	0				N	o read	access	oc	curr	ed	in t	his	s sı	ıbre	gic	n										
		Access	1				Re	ead acc	cess(es) 0	ccur	re	d in	thi	is s	ubr	egi	on										
b	RW SR27						Sı	ubregic	on 27 ir	ı re	gior	า 0	(wr	ite	'1	' to	cle	ar)										
		NoAccess	0				N	o read	access	oc	curr	ed	in t	his	s sı	ıbre	gic	n										
		Access	1				Re	ead acc	cess(es) 0	ccur	re	d in	thi	is s	ubr	egi	on										
С	RW SR28						Sı	ubregio	on 28 in	ı re	gior	า 0	(wr	ite	'1	' to	cle	ar)										
		NoAccess	0				N	o read	access	oc	curr	ed	in t	his	s sı	ıbre	gic	n										
		Access	1				Re	ead acc	cess(es) 0	ccur	re	d in	thi	is s	ubr	egi	on										
d	RW SR29						Sı	ubregio	on 29 ir	ı re	gior	า 0	(wr	ite	'1	' to	cle	ar)										
		NoAccess	0				N	o read	access	oc	curr	ed	in t	his	s sı	ıbre	gic	n										
		Access	1				Re	ead acc	cess(es) 0	ccur	re	d in	thi	is s	ubr	egi	on										
e	RW SR30						Sı	ubregio	on 30 ir	ı re	gior	ո 0	(wr	ite	'1	' to	cle	ar)										
		NoAccess	0				N	o read	access	oc	curr	ed	in t	his	s sı	ıbre	gic	n										
		Access	1				Re	ead acc	cess(es) o	ccur	re	d in	thi	is s	ubr	egi	on										
f	RW SR31						Sı	ubregio	on 31 ir	ı re	gior	n 0	(wr	ite	· '1	' to	cle	ar)										
		NoAccess	0				N	o read	access	oc	curr	ed	in t	his	s sı	ıbre	gic	n										
		Access	1					ead acc									_											
																	_											

45.1.9 PERREGION[1].SUBSTATWA

Address offset: 0x408

Source of event/interrupt in region 1, write access detected while corresponding subregion was enabled for watching

Bit	number		3:	1 30	29	9 2	8 2	27 2	26 :	25	24	23	22	21 2	0 1	9 1	.8 1	7 1	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id			f	е	d	1 0	c I	b	а	Z	Υ	Х	W	/ V U	1	Г :	S	R	Q	Р	0	N	M	L	K	J	1	Н	G	F	Ε	D	С	В	Α
Res	et 0x00000000		0	0	0) (0 (0	0	0	0	(0	0 0	(0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	V	alu	е							De	scr	iptio	n																				
Α	RW SR0											Sι	ıbr	egion	ıi O	n re	gic	n 1	(w	rite	e '1'	to	cle	ar)											
		NoAccess	0									No) W	rite a	cce	ess o	эсс	urre	ed i	in t	his	sub	reg	ion											
	Access											W	rite	e acce	ess(es)	oco	urı	ed	in 1	this	sul	ore	gio	า										



	number			4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld -				XWVUTSRQPONMLK JIHGFEDCBA
	et 0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
В	RW SR1			Subregion 1 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
С	RW SR2		_	Subregion 2 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
D	RW SR3			Subregion 3 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
E	RW SR4			Subregion 4 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
F	RW SR5			Subregion 5 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
G	RW SR6			Subregion 6 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Н	RW SR7			Subregion 7 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
I	RW SR8			Subregion 8 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
J	RW SR9			Subregion 9 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
K	RW SR10			Subregion 10 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
L	RW SR11			Subregion 11 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
M	RW SR12			Subregion 12 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
N	RW SR13			Subregion 13 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
0	RW SR14			Subregion 14 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Р	RW SR15			Subregion 15 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Q	RW SR16			Subregion 16 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
R	RW SR17			Subregion 17 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
S	RW SR18			Subregion 18 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Т	RW SR19			Subregion 19 in region 1 (write '1' to clear)



Bit n	umber		31 30	29	28 2	7 26	25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id								Y X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000							0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value					Description
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
U	RW SR20							Subregion 20 in region 1 (write '1' to clear)
Ü	5.125	NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
٧	RW SR21							Subregion 21 in region 1 (write '1' to clear)
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
W	RW SR22							Subregion 22 in region 1 (write '1' to clear)
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
Χ	RW SR23							Subregion 23 in region 1 (write '1' to clear)
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
Υ	RW SR24							Subregion 24 in region 1 (write '1' to clear)
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
Z	RW SR25							Subregion 25 in region 1 (write '1' to clear)
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
а	RW SR26							Subregion 26 in region 1 (write '1' to clear)
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
b	RW SR27							Subregion 27 in region 1 (write '1' to clear)
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
С	RW SR28							Subregion 28 in region 1 (write '1' to clear)
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
d	RW SR29							Subregion 29 in region 1 (write '1' to clear)
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
e	RW SR30							Subregion 30 in region 1 (write '1' to clear)
-		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
f	RW SR31		-					Subregion 31 in region 1 (write '1' to clear)
		NoAccess	0					No write access occurred in this subregion
		Access	1					Write access(es) occurred in this subregion
			_					The accesses, secured in this subregion

45.1.10 PERREGION[1].SUBSTATRA

Address offset: 0x40C

Source of event/interrupt in region 1, read access detected while corresponding subregion was enabled for watching

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW SRO		Subregion 0 in region 1 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
B RW SR1		Subregion 1 in region 1 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion



	numbe	er							23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld D		000000							XWVU T S R Q P O N M L K J I H G F E D C B A
		0000000	Value Id	0 0		0	0 0	0 0	
ld	RW		Value Id	Value	9				Description
С	RW	SR2		_					Subregion 2 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
D	RW	SR3							Subregion 3 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
Е	RW	SR4							Subregion 4 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
F	RW	SR5							Subregion 5 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
G	RW	SR6							Subregion 6 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
	D\A/	SR7	Access	-					•
Н	KVV	SK/	N = A = = = =	^					Subregion 7 in region 1 (write '1' to clear)
			NoAccess .	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
I	RW	SR8							Subregion 8 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
J	RW	SR9							Subregion 9 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
K	RW	SR10							Subregion 10 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
L	RW	SR11							Subregion 11 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
М	D\A/	SR12	7100033	-					Subregion 12 in region 1 (write '1' to clear)
IVI	IVV	SINIZ	NaAssass	^					
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
N	RW	SR13							Subregion 13 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
0	RW	SR14							Subregion 14 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
Р	RW	SR15							Subregion 15 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
Q	RW	SR16							Subregion 16 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
R	R\M/	SR17		_					Subregion 17 in region 1 (write '1' to clear)
IX.	11.44	JILI/	NoAccess	0					
			NoAccess	0					No read access occurred in this subregion
		5040	Access	1					Read access(es) occurred in this subregion
S	RW	SR18							Subregion 18 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
Т	RW	SR19							Subregion 19 in region 1 (write '1' to clear)
			NoAccess	0					No read access occurred in this subregion
			Access	1					Read access(es) occurred in this subregion
U	RW	SR20							Subregion 20 in region 1 (write '1' to clear)



Bit	number		31 30	29	9 28	27	26	25	4 23 2	2 21	20 19	18	17	16 :	15 1	4 1.	3 12	11	10	9	8 7	' (5 5	4	3	2 1	0
Id			f e	d	С	b	а	Z	Y X V	νvι	J T	S	R	Q	Р	ΛС	I M	L	K	J	I F	1 (i F	Ε	D	СЕ	3 A
Res	et 0x00000000		0 0	0	0	0	0	0	0 0	0 0 0	0	0	0	0	0	0 0	0	0	0	0	0 0) (0	0	0	0 0	0 (
Id	RW Field	Value Id	Value	9					Desc	riptic	on																
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	oreg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	ii be	th	is su	bre	gion									
٧	RW SR21								Subre	egion	21 in	reg	gion	1 (v	rite	'1'	to c	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	reg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	ii be	th	is su	bre	gion									
W	RW SR22								Subre	egion	22 in	reg	ion	1 (w	rite	'1' 1	to cl	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	reg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	i be	th	is su	bre	gion									
Χ	RW SR23								Subre	egion	23 in	reg	ion	1 (w	rite	'1' 1	to cl	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	reg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	ii be	th	is su	bre	gion									
Υ	RW SR24								Subre	egion	24 in	reg	ion	1 (w	rite	'1' 1	to cl	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	reg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	ed ir	th	is su	bre	gion									
Z	RW SR25								Subre	egion	25 in	reg	ion	1 (w	rite	'1' 1	to cl	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	reg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	ii be	th	is su	bre	gion									
а	RW SR26								Subre	egion	26 in	reg	ion	1 (w	rite	'1' 1	to cl	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	reg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	ii be	th	is su	bre	gion									
b	RW SR27								Subre	egion	27 in	reg	ion	1 (w	rite	'1' 1	to cl	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	reg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	ii be	th	is su	bre	gion									
С	RW SR28								Subre	egion	28 in	reg	ion	1 (w	rite	'1' 1	to cl	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	reg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	i be	th	is su	bre	gion									
d	RW SR29								Subre	egion	29 in	reg	ion	1 (w	rite	'1' 1	to cl	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	reg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	ii be	th	is su	bre	gion									
e	RW SR30								Subre	egion	30 in	reg	ion	1 (w	rite	'1' 1	to cl	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	reg	ion									
		Access	1						Read	l acce	ss(es)	oc	curre	i be	th	is su	bre	gion									
f	RW SR31								Subre	egion	31 in	reg	gion	1 (v	rite	'1'	to c	ear)									
		NoAccess	0						No re	ead a	ccess	осс	urre	d in	this	sub	oreg	ion									
		Access	1						Read	acce	ss(es)	oc	curre	ed ir	th	is su	bre	gion									

45.1.11 REGIONEN

Address offset: 0x510

Enable/disable regions watch

Bit r	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			L K	J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id	RW Field	Value Id	Value	Description
Α	RW RGNOWA			Enable/disable write access watch in region[0]
		Disable	0	Disable write access watch in this region
		Enable	1	Enable write access watch in this region
В	RW RGNORA			Enable/disable read access watch in region[0]
		Disable	0	Disable read access watch in this region
		Enable	1	Enable read access watch in this region
С	RW RGN1WA			Enable/disable write access watch in region[1]
		Disable	0	Disable write access watch in this region
		Enable	1	Enable write access watch in this region
D	RW RGN1RA			Enable/disable read access watch in region[1]



Bit	number		31 3	30 2	9 28	3 27	26	25	24	1 2	3 22	2 21	20	19	18	17	16	15	14	13	12 1	1	10	9	8	7	6	5	4	3 2	2 1	0
Id						L	K	J	-1																	Н	G	F	Ε	D (E	3 A
Res	et 0x00000000		0	0 (0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
Id	RW Field	Value Id	Valu	ıe						D	esci	ript	ion																			
		Disable	0							D	isab	le r	ead	aco	cess	wa	tch	in t	his	reg	ion											
		Enable	1							Eı	nab	le re	ead	acc	ess	wa	ch	in t	his	regi	on											
Е	RW RGN2WA									Eı	nab	le/d	lisal	ble	writ	e a	cce	ss v	/atc	h ir	re	gior	ո[2]									
		Disable	0							D	isab	le v	vrit	e ac	ces	s w	atcl	ı in	thi	s re	gior	1										
		Enable	1							Eı	nab	le w	/rite	ac	cess	s wa	itch	in	this	reg	ion											
F	RW RGN2RA									Eı	nab	le/d	lisal	ble	rea	d ac	ces	s w	atcl	h in	reg	ion	[2]									
		Disable	0							D	isab	le r	ead	aco	cess	wa	tch	in	this	reg	ion											
		Enable	1							Eı	nab	le re	ead	acc	ess	wa	tch	in t	his	reg	on											
G	RW RGN3WA									Eı	nab	le/d	lisal	ole	writ	e a	cce	ss v	ato	h ir	reg	gior	ո[3]									
		Disable	0							D	isab	le v	vrit	e ac	ces	s w	atcl	ı in	thi	s re	gior	1										
		Enable	1							Eı	nab	le w	/rite	ac	cess	s wa	itch	in	this	reg	ion											
Н	RW RGN3RA									Eı	nab	le/d	lisal	ble	rea	d ac	ces	s w	atcl	h in	reg	ion	[3]									
		Disable	0							D	isab	le r	ead	aco	cess	wa	tch	in	this	reg	ion											
		Enable	1							Eı	nab	le re	ead	acc	ess	wa	tch	in t	his	reg	on											
1	RW PRGNOWA									Eı	nab	le/d	lisal	ble	writ	e a	cce	ss v	ato	h ir	PR	EGI	ON	[0]								
		Disable	0							D	isab	le v	vrit	e ac	ces	s w	atcl	ı in	thi	s PR	EGI	ON										
		Enable	1							Eı	nab	le w	/rite	ac	cess	wa	itch	in	this	PR	EGI	NC										
J	RW PRGNORA									Eı	nab	le/d	lisal	ble	rea	d ac	ces	s w	atcl	h in	PRE	GI) NC	[0]								
		Disable	0							D	isab	le r	ead	aco	cess	wa	tch	in	this	PR	EGIO	NC										
		Enable	1							Eı	nab	le re	ead	acc	ess	wa	tch	in t	his	PRE	GIC	N										
K	RW PRGN1WA									Eı	nab	le/d	lisal	ble	writ	e a	cce	ss v	ato	h ir	PR	EGI	ON	[1]								
		Disable	0							D	isab	le v	vrit	e ac	ces	s w	atcl	n in	thi	s PR	EGI	ON										
		Enable	1							Eı	nab	le w	/rite	ac	cess	s wa	itch	in	this	PR	EGI	NC										
L	RW PRGN1RA									E	nab	le/d	lisal	ble	rea	d ac	ces	s w	atcl	h in	PRE	GI	NC	[1]								
		Disable	0							D	isab	le r	ead	aco	cess	wa	tch	in	this	PR	EGIO	NC										
		Enable	1							Eı	nab	le re	ead	acc	ess	wa	tch	in t	his	PRE	GIC	N										

45.1.12 REGIONENSET

Address offset: 0x514 Enable regions watch

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	L K J I H G F E D C B A
Reset 0x00000000	$\begin{smallmatrix} & & & & & & & & & & & & & & & & & & &$
Id RW Field Value Id	Value Description
A RW RGNOWA	Enable write access watch in region[0]
Set	1 Enable write access watch in this region
Disabled	0 Write access watch in this region is disabled
Enabled	1 Write access watch in this region is enabled
B RW RGNORA	Enable read access watch in region[0]
Set	1 Enable read access watch in this region
Disabled	O Read access watch in this region is disabled
Enabled	1 Read access watch in this region is enabled
C RW RGN1WA	Enable write access watch in region[1]
Set	1 Enable write access watch in this region
Disabled	0 Write access watch in this region is disabled
Enabled	1 Write access watch in this region is enabled
D RW RGN1RA	Enable read access watch in region[1]
Set	1 Enable read access watch in this region
Disabled	O Read access watch in this region is disabled
Enabled	1 Read access watch in this region is enabled
E RW RGN2WA	Enable write access watch in region[2]
Set	1 Enable write access watch in this region
Disabled	0 Write access watch in this region is disabled



Bit	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			LKJI	I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
		Enabled	1	Write access watch in this region is enabled
F	RW RGN2RA			Enable read access watch in region[2]
		Set	1	Enable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
G	RW RGN3WA			Enable write access watch in region[3]
		Set	1	Enable write access watch in this region
		Disabled	0	Write access watch in this region is disabled
		Enabled	1	Write access watch in this region is enabled
Н	RW RGN3RA			Enable read access watch in region[3]
		Set	1	Enable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
1	RW PRGNOWA			Enable write access watch in PREGION[0]
		Set	1	Enable write access watch in this PREGION
		Disabled	0	Write access watch in this PREGION is disabled
		Enabled	1	Write access watch in this PREGION is enabled
J	RW PRGNORA			Enable read access watch in PREGION[0]
		Set	1	Enable read access watch in this PREGION
		Disabled	0	Read access watch in this PREGION is disabled
		Enabled	1	Read access watch in this PREGION is enabled
K	RW PRGN1WA			Enable write access watch in PREGION[1]
		Set	1	Enable write access watch in this PREGION
		Disabled	0	Write access watch in this PREGION is disabled
		Enabled	1	Write access watch in this PREGION is enabled
L	RW PRGN1RA			Enable read access watch in PREGION[1]
		Set	1	Enable read access watch in this PREGION
		Disabled	0	Read access watch in this PREGION is disabled
		Enabled	1	Read access watch in this PREGION is enabled

45.1.13 REGIONENCLR

Address offset: 0x518 Disable regions watch

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		L K J	I H G F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id RW Field	Value Id	Value	Description
A RW RGNOWA			Disable write access watch in region[0]
	Clear	1	Disable write access watch in this region
	Disabled	0	Write access watch in this region is disabled
	Enabled	1	Write access watch in this region is enabled
B RW RGNORA			Disable read access watch in region[0]
	Clear	1	Disable read access watch in this region
	Disabled	0	Read access watch in this region is disabled
	Enabled	1	Read access watch in this region is enabled
C RW RGN1WA			Disable write access watch in region[1]
	Clear	1	Disable write access watch in this region
	Disabled	0	Write access watch in this region is disabled
	Enabled	1	Write access watch in this region is enabled
D RW RGN1RA			Disable read access watch in region[1]
	Clear	1	Disable read access watch in this region
	Disabled	0	Read access watch in this region is disabled
	Enabled	1	Read access watch in this region is enabled



Bit	number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			l	_ K J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Ε	RW RGN2WA			Disable write access watch in region[2]
		Clear	1	Disable write access watch in this region
		Disabled	0	Write access watch in this region is disabled
		Enabled	1	Write access watch in this region is enabled
F	RW RGN2RA			Disable read access watch in region[2]
		Clear	1	Disable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
G	RW RGN3WA			Disable write access watch in region[3]
		Clear	1	Disable write access watch in this region
		Disabled	0	Write access watch in this region is disabled
		Enabled	1	Write access watch in this region is enabled
Н	RW RGN3RA			Disable read access watch in region[3]
		Clear	1	Disable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
T	RW PRGNOWA			Disable write access watch in PREGION[0]
		Clear	1	Disable write access watch in this PREGION
		Disabled	0	Write access watch in this PREGION is disabled
		Enabled	1	Write access watch in this PREGION is enabled
J	RW PRGNORA			Disable read access watch in PREGION[0]
		Clear	1	Disable read access watch in this PREGION
		Disabled	0	Read access watch in this PREGION is disabled
		Enabled	1	Read access watch in this PREGION is enabled
K	RW PRGN1WA			Disable write access watch in PREGION[1]
		Clear	1	Disable write access watch in this PREGION
		Disabled	0	Write access watch in this PREGION is disabled
		Enabled	1	Write access watch in this PREGION is enabled
L	RW PRGN1RA			Disable read access watch in PREGION[1]
		Clear	1	Disable read access watch in this PREGION
		Disabled	0	Read access watch in this PREGION is disabled
		Enabled	1	Read access watch in this PREGION is enabled

45.1.14 REGION[0].START

Address offset: 0x600 Start address for region 0

Bit	number		31	1 30	29	28	27	26	25	24	1 23	3 2	2 21	. 20	19	18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id			,	4 A	Α	Α	Α	Α	Α	Α		A	ΑА	Α	Α	Α	Α	Α	Α	Α	A	۱ ۸	A A	. A	Α	Α	Α	Α	Α	A	Α	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0		0	0 0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	alue)						De	esc	ripti	ion																		
Α	RW START							Sta	art a	ado	dres	s f	or re	egio	n																	

TWV STANT

45.1.15 REGION[0].END

Address offset: 0x604 End address of region 0

-	Bit number		31 3	0 2	28	3 2	7 2	6 2	25 :	24 2	23 :	22 :	21 2	0 19	9 1	8 1	7 1	.6 1	15 :	14 1	13	12 :	11	10	9	8	7	6	5	4	3	2	1 0
1	d		A	Δ Δ	. A	. 4	Α Α	Δ.	Α	Α	Α	Α.	A A	Α	. 4	A A	۱ ۸	Δ,	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
ı	Reset 0x00000000		0 (0	0	•) (0	0	0	0	0	0 0	0	0) () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ı	d RW Field	Value Id	Valu	e							Des	crip	tior	1																			

A RW END End address of region.



45.1.16 REGION[1].START

Address offset: 0x610
Start address for region 1

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value Description
A DIA/ START		Start address for region

A RW START Start address for region

45.1.17 REGION[1].END

Address offset: 0x614 End address of region 1

Bit r	umber		31	30	29	28	27	26	25	24	1 23	22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	! 1	1 0
Id			A	A	Α	Α	Α	Α	Α	Α		A A	Α Α .	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	4 Α		4 А
Res	et 0x00000000		0	0	0	0	0	0	0	0		0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0 0
Id	RW Field	Value Id	Va	lue							De	esci	ripti	on																			
Α	RW END							En	d a	ddr	ess	of	regi	ion.																			

45.1.18 REGION[2].START

Address offset: 0x620 Start address for region 2

Bit	number		31	30	29	28	27	26	25	24	23	22	21 2	20 1	19 1	18 :	17 :	16	15 :	14 1	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	L 0
Id			А	Α	Α	Α	Α	Α	Α	Α	A	A	АА		A	Α	Α	Α	Α	Α	A A	Α Α	Δ Δ	Α	Α	Α	Α	Α	Α	A A	A A	A A
Res	et 0x00000000		0	0	0	0	0	0	0	0	C	0	0 0		0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 0	0	0 0
Id	RW Field	Value Id	Va	lue							De	scri	ptio	n																		
Α	RW START							Sta	rt a	add	ess	fo	r reg	ion																		

45.1.19 REGION[2].END

Address offset: 0x624 End address of region 2

Bit	number		31	30	29	28	27	26	25	24	23	22	21	20 :	19 :	18	17	16	15	14	13	12 :	11 1	LO	9	8	7	6	5	4	3	2	1 0
Id			A	A	Α	Α	Α	Α	Α	Α	A	A A	АА		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α	Α	Α	Α	A	۱,	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0	C	0 (0 0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) (0 0
Id	RW Field	Value Id	Va	lue							De	scri	iptic	n																			
Α	RW END							End	d ac	ddr	ess	of ı	egio	on.																			

45.1.20 REGION[3].START

Address offset: 0x630 Start address for region 3

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 000 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value Description
A RW START		Start address for region

45.1.21 REGION[3].END

Address offset: 0x634 End address of region 3



Bit r	number		31	30	29	28	27	26	25	24	23	22	21	20 :	19 1	18	17	16	15	14 1	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	1 0
Id			A	A	Α	Α	Α	Α	Α	Α	Δ	A	АА		Α.	Α	Α	Α	Α	Α	A A	۱ ۸	Δ Δ	Α	Α	Α	Α	Α	Α	A A	۱ ۸	А А
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0 0	ı	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 () (0 0
Id	RW Field	Value Id	Va	lue							Des	scri	ptic	n																		
Α	RW END							End	d ac	ddre	ess (of ı	egic	on.																		

45.1.22 PREGION[0].START

Address offset: 0x6C0

Reserved for future use

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 1	18 17 16 15 14 13 12	11 10 9 8 7 6 5	4 3 2 1 0
Id		AAAAAAA	A AAAA A	A A A A A A	A A A A A A	A A A A
Reset 0x00000000		0 0 0 0 0 0 0	0 0000 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0
ld RW Field	Value Id	Value	Description			
A R START		Reserv	ed for future use			

45.1.23 PREGION[0].END

Address offset: 0x6C4

Reserved for future use

Bit number		31 3	0 2	9 2	8 2	27	26	25	24	4 2	3 2	22	21	20	19	18	17	16	15	5 14	4 1	3 1	2	11	10	9	8	7	6	5	4	3	2	1	0
Id		ΑА		\ <i>A</i>	4	Α	Α	Α	Α		Α	Α	ΑА		Α	Α	Α	Α	Α	. 4		۱ ۸	Д	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Reset 0x00000000		0 0) () ()	0	0	0	0)	0	0	0 0		0	0	0	0	0	0) ()	0	0	0	0	0	0	0	0	0	0	0	0	0
Id RW Field	Value Id	Valu	е							D	es	cri	ptic	n																					
A R END							Re	ser	ve	d fo	or f	ut	ure	use	9																				

45.1.24 PREGION[0].SUBS

Address offset: 0x6C8 Subregions of region 0

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id	fedcbaZYXWVUTSRQPONMLKJIHGFEDCB
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field Value Id	Value Description
	•
A RW SR0	Include or exclude subregion 0 in region
Exclude	0 Exclude
Include	1 Include
B RW SR1	Include or exclude subregion 1 in region
Exclude	0 Exclude
Include	1 Include
C RW SR2	Include or exclude subregion 2 in region
Exclude	0 Exclude
Include	1 Include
D RW SR3	Include or exclude subregion 3 in region
Exclude	0 Exclude
Include	1 Include
E RW SR4	Include or exclude subregion 4 in region
Exclude	0 Exclude
Include	1 Include
F RW SR5	Include or exclude subregion 5 in region
Exclude	0 Exclude
Include	1 Include
G RW SR6	Include or exclude subregion 6 in region
Exclude	0 Exclude
Include	1 Include
include	1 miciude



Bit r	number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			fedcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0000000000000 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Н	RW SR7			Include or exclude subregion 7 in region
		Exclude	0	Exclude
		Include	1	Include
I	RW SR8			Include or exclude subregion 8 in region
		Exclude	0	Exclude
		Include	1	Include
J	RW SR9			Include or exclude subregion 9 in region
		Exclude	0	Exclude
		Include	1	Include
K	RW SR10			Include or exclude subregion 10 in region
		Exclude	0	Exclude
		Include	1	Include
L	RW SR11			Include or exclude subregion 11 in region
		Exclude	0	Exclude
		Include	1	Include
М	RW SR12	Freely 1	0	Include or exclude subregion 12 in region
		Exclude	0	Exclude
	DW CD43	Include	1	Include
N	RW SR13	Fuelude	0	Include or exclude subregion 13 in region
		Exclude	0	Exclude
0	DW CD14	Include	1	Include
0	RW SR14	Evaludo	0	Include or exclude subregion 14 in region Exclude
		Exclude	1	Include
Р	DW CD45	Include	1	
Р	RW SR15	Evaluda	0	Include or exclude subregion 15 in region Exclude
		Exclude Include		
Q	RW SR16	iliciude	1	Include
Q	KW 3KIO	Exclude	0	Include or exclude subregion 16 in region Exclude
		Include	1	Include
R	RW SR17	meiade	1	Include or exclude subregion 17 in region
11	NW JN17	Exclude	0	Exclude
		Include	1	Include
S	RW SR18	meiaae	•	Include or exclude subregion 18 in region
3	NW SKID	Exclude	0	Exclude
		Include	1	Include
Т	RW SR19		-	Include or exclude subregion 19 in region
•	5.1.25	Exclude	0	Exclude
		Include	1	Include
U	RW SR20			Include or exclude subregion 20 in region
	-	Exclude	0	Exclude
		Include	1	Include
٧	RW SR21			Include or exclude subregion 21 in region
		Exclude	0	Exclude
		Include	1	Include
w	RW SR22			Include or exclude subregion 22 in region
		Exclude	0	Exclude
		Include	1	Include
Х	RW SR23			Include or exclude subregion 23 in region
		Exclude	0	Exclude
		Include	1	Include
Υ	RW SR24			Include or exclude subregion 24 in region
		Exclude	0	Exclude
		Include	1	Include
Z	RW SR25			Include or exclude subregion 25 in region
				•



Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	fedcbaZYXWVU TSRQPONMLKJIHGFEDCBA
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
Exclude	0 Exclude
Include	1 Include
a RW SR26	Include or exclude subregion 26 in region
Exclude	0 Exclude
Include	1 Include
b RW SR27	Include or exclude subregion 27 in region
Exclude	0 Exclude
Include	1 Include
c RW SR28	Include or exclude subregion 28 in region
Exclude	0 Exclude
Include	1 Include
d RW SR29	Include or exclude subregion 29 in region
Exclude	0 Exclude
Include	1 Include
e RW SR30	Include or exclude subregion 30 in region
Exclude	0 Exclude
Include	1 Include
f RW SR31	Include or exclude subregion 31 in region
Exclude	0 Exclude
Include	1 Include

45.1.25 PREGION[1].START

Address offset: 0x6D0

Reserved for future use

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Id		A A A A A A A A A A A A A A A A A A A							
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							
Id RW Field	Value Id	Value Description							
A R START		Reserved for future use							

45.1.26 PREGION[1].END

Address offset: 0x6D4

Reserved for future use

Bit number		31 30 29 28 27	27 26 25 24 23 22 21 20 19 1	8 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
Id		AAAAA	A A A A AAAA A A	A	$A \ A \ A \ A \ A \ A \ A \ A \ A \ A \ A \ A$
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A R END			Reserved for future use		

45.1.27 PREGION[1].SUBS

Address offset: 0x6D8 Subregions of region 1

Bit	number		31	1 30	29	9 28	3 2	7 2	26 2	25	24	23	22	21 2	20 1	19 1	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id			f	е	d	С	1	b	а	Z	Υ	Χ	W	V U	J	Т	S	R	Q	Р	О	N	M	L	K	J	1	Н	G	F	Ε	D	С	ВА
Res	et 0x00000000		0	0	0	0	(0	0	0	0	0	0	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	alue	•							Des	cri	ptio	n																			
Α	RW SRO							-	Incl	lude	e or	ex	cluc	de si	ubr	egio	on () in	reg	gior	ı													
		Exclude	0					1	Excl	lud	e																							



Bit r	number			31 30	29 28	27 26	25 24	23 22 21 20	19 1	8 17	16 1	l5 14	13 13	2 11	10	9 8	7	6	5 4	1 3	2	1 (
Id				f e	d c	b a	Z Y	X W V U	T S	S R	Q	РО	N N	1 L	K	JI	Н	G	F E	D	С	ВА
Res	et 0x00000	0000		0 0	0 0	0 0	0 0	0000	0 0	0	0	0 0	0 0	0	0	0 0	0	0	0 0	0	0	0 0
ld	RW Field	I	Value Id	Value				Description														
			Include	1				Include														
В	RW SR1	L						Include or exc	clude	subi	regio	n 1 i	n regio	on								
			Exclude	0				Exclude														
_	DVA/ CD2		Include	1				Include	_1			- 2:										
С	RW SR2	2	Exclude	0				Include or exc Exclude	ciuae	Subi	regio	on Z II	n regio	on								
			Include	1				Include														
D	RW SR3	3	meidae	-				Include or exc	clude	subi	regio	n 3 i	n regio	on								
			Exclude	0				Exclude			-0 -		-0									
			Include	1				Include														
E	RW SR4	1						Include or exc	clude	subi	regio	n 4 i	n regio	on								
			Exclude	0				Exclude														
			Include	1				Include														
F	RW SR5	5						Include or exc	clude	subi	regio	n 5 i	n regio	on								
			Exclude	0				Exclude														
			Include	1				Include														
G	RW SR6	5		_				Include or exc	clude	subi	regio	n 6 i	n regio	on								
			Exclude	0				Exclude Include														
Н	RW SR7	7	Include	1				Include or exc	clude	suhi	regic	n 7 i	n regi	nn								
	11.00 3117		Exclude	0				Exclude	ciuuc	. 3001	cgic	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	псви	J11								
			Include	1				Include														
1	RW SR8	3						Include or exc	clude	subi	regio	n 8 i	n regio	on								
			Exclude	0				Exclude														
			Include	1				Include														
J	RW SRS)						Include or exc	clude	subi	regio	n 9 i	n regio	on								
			Exclude	0				Exclude														
			Include	1				Include														
K	RW SR1	10						Include or exc	clude	subi	regio	n 10	in reg	ion								
			Exclude	0				Exclude														
	DW CD4	14	Include	1				Include				11										
L	RW SR1	11	Exclude	0				Include or exc Exclude	ciuae	Subi	regio	on 11	in reg	ion								
			Include	1				Include														
М	RW SR1	12	molade	-				Include or exc	clude	subi	regio	n 12	in reg	ion								
			Exclude	0				Exclude			-0		-0									
			Include	1				Include														
N	RW SR1	13						Include or exc	clude	subi	regio	n 13	in reg	ion								
			Exclude	0				Exclude														
			Include	1				Include														
0	RW SR1	14						Include or exc	clude	subi	regio	n 14	in reg	ion								
			Exclude	0				Exclude														
C	DW CE	15	Include	1				Include	ale: I	اريم	·o-'	n 1=	in -	ia-								
Р	RW SR1	15	Eveludo	0				Include or exc	ciude	subi	regio	n 15	ın reg	ion								
			Exclude Include	1				Exclude Include														
Q	RW SR1	16	melauc	-				Include or exc	clude	suhi	regio	n 16	in reg	ion								
~	51(1	-	Exclude	0				Exclude			-5'0	20										
			Include	1				Include														
R	RW SR1	17						Include or exc	clude	subi	regio	n 17	in reg	ion								
			Exclude	0				Exclude														
			Include	1				Include														
S	RW SR1	18						Include or exc	clude	subi	regio	n 18	in reg	ion								
			Exclude	0				Exclude														
			Include	1				Include														



Bit r	number		31 3	0 2	29	28	27	26 :	25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id										Y X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000									0 0000000000000
Id	RW Field	Value Id	Valu							Description
Т	RW SR19									Include or exclude subregion 19 in region
		Exclude	0							Exclude
		Include	1							Include
U	RW SR20									Include or exclude subregion 20 in region
Ü	5.1.25	Exclude	0							Exclude
		Include	1							Include
٧	RW SR21									Include or exclude subregion 21 in region
		Exclude	0							Exclude
		Include	1							Include
W	RW SR22									Include or exclude subregion 22 in region
		Exclude	0							Exclude
		Include	1							Include
Χ	RW SR23									Include or exclude subregion 23 in region
		Exclude	0							Exclude
		Include	1							Include
Υ	RW SR24									Include or exclude subregion 24 in region
		Exclude	0							Exclude
		Include	1							Include
Z	RW SR25									Include or exclude subregion 25 in region
		Exclude	0							Exclude
		Include	1							Include
а	RW SR26									Include or exclude subregion 26 in region
		Exclude	0							Exclude
		Include	1							Include
b	RW SR27									Include or exclude subregion 27 in region
		Exclude	0							Exclude
		Include	1							Include
С	RW SR28									Include or exclude subregion 28 in region
		Exclude	0							Exclude
		Include	1							Include
d	RW SR29									Include or exclude subregion 29 in region
		Exclude	0							Exclude
		Include	1							Include
е	RW SR30									Include or exclude subregion 30 in region
		Exclude	0							Exclude
		Include	1							Include
f	RW SR31									Include or exclude subregion 31 in region
		Exclude	0							Exclude
		Include	1							Include



46 EGU — Event generator unit

The Event generator unit (EGU) provides support for inter-layer signaling. This means support for atomic triggering of both CPU execution and hardware tasks from both firmware (by CPU) and hardware (by PPI). This feature can, for instance, be used for triggering CPU execution at a lower priority execution from a higher priority execution, or to handle a peripheral's ISR execution at a lower priority for some of its events. However, triggering any priority from any priority is possible.

Listed here are the main EGU features:

- · Enables SW triggering of interrupts
- 6 EGU instances separate interrupt vectors
- Up to 16 separate event flags per interrupt for multiplexing

The EGU implements a set of tasks which can individually be triggered to generate the corresponding event, i.e., the corresponding event for TASKS_TRIGGER[n] is EVENTS_TRIGGERED[n].

Table 113: EGU configuration

EGU instance	Number of event flags	
0-5	16	

46.1 Registers

Table 114: Instances

Base address	Peripheral	Instance	Description	Configuration
0x40014000	EGU	EGU0	Event Generator Unit 0	
0x40015000	EGU	EGU1	Event Generator Unit 1	
0x40016000	EGU	EGU2	Event Generator Unit 2	
0x40017000	EGU	EGU3	Event Generator Unit 3	
0x40018000	EGU	EGU4	Event Generator Unit 4	
0x40019000	EGU	EGU5	Event Generator Unit 5	

Table 115: Register Overview

Register	Offset	Description
TASKS_TRIGGER[0]	0x000	Trigger 0 for triggering the corresponding TRIGGERED[0] event
TASKS_TRIGGER[1]	0x004	Trigger 1 for triggering the corresponding TRIGGERED[1] event
TASKS_TRIGGER[2]	0x008	Trigger 2 for triggering the corresponding TRIGGERED[2] event
TASKS_TRIGGER[3]	0x00C	Trigger 3 for triggering the corresponding TRIGGERED[3] event
TASKS_TRIGGER[4]	0x010	Trigger 4 for triggering the corresponding TRIGGERED[4] event
TASKS_TRIGGER[5]	0x014	Trigger 5 for triggering the corresponding TRIGGERED[5] event
TASKS_TRIGGER[6]	0x018	Trigger 6 for triggering the corresponding TRIGGERED[6] event
TASKS_TRIGGER[7]	0x01C	Trigger 7 for triggering the corresponding TRIGGERED[7] event
TASKS_TRIGGER[8]	0x020	Trigger 8 for triggering the corresponding TRIGGERED[8] event
TASKS_TRIGGER[9]	0x024	Trigger 9 for triggering the corresponding TRIGGERED[9] event
TASKS_TRIGGER[10]	0x028	Trigger 10 for triggering the corresponding TRIGGERED[10] event
TASKS_TRIGGER[11]	0x02C	Trigger 11 for triggering the corresponding TRIGGERED[11] event
TASKS_TRIGGER[12]	0x030	Trigger 12 for triggering the corresponding TRIGGERED[12] event
TASKS_TRIGGER[13]	0x034	Trigger 13 for triggering the corresponding TRIGGERED[13] event
TASKS_TRIGGER[14]	0x038	Trigger 14 for triggering the corresponding TRIGGERED[14] event
TASKS_TRIGGER[15]	0x03C	Trigger 15 for triggering the corresponding TRIGGERED[15] event
EVENTS_TRIGGERED[0]	0x100	Event number 0 generated by triggering the corresponding TRIGGER[0] task
EVENTS_TRIGGERED[1]	0x104	Event number 1 generated by triggering the corresponding TRIGGER[1] task
EVENTS_TRIGGERED[2]	0x108	Event number 2 generated by triggering the corresponding TRIGGER[2] task
EVENTS_TRIGGERED[3]	0x10C	Event number 3 generated by triggering the corresponding TRIGGER[3] task
EVENTS_TRIGGERED[4]	0x110	Event number 4 generated by triggering the corresponding TRIGGER[4] task



Register	Offset	Description
EVENTS_TRIGGERED[5]	0x114	Event number 5 generated by triggering the corresponding TRIGGER[5] task
EVENTS_TRIGGERED[6]	0x118	Event number 6 generated by triggering the corresponding TRIGGER[6] task
EVENTS_TRIGGERED[7]	0x11C	Event number 7 generated by triggering the corresponding TRIGGER[7] task
EVENTS_TRIGGERED[8]	0x120	Event number 8 generated by triggering the corresponding TRIGGER[8] task
EVENTS_TRIGGERED[9]	0x124	Event number 9 generated by triggering the corresponding TRIGGER[9] task
EVENTS_TRIGGERED[10)] 0x128	Event number 10 generated by triggering the corresponding TRIGGER[10] task
EVENTS_TRIGGERED[11	l] 0x12C	Event number 11 generated by triggering the corresponding TRIGGER[11] task
EVENTS_TRIGGERED[12	?] 0x130	Event number 12 generated by triggering the corresponding TRIGGER[12] task
EVENTS_TRIGGERED[13	B] 0x134	Event number 13 generated by triggering the corresponding TRIGGER[13] task
EVENTS_TRIGGERED[14	l] 0x138	Event number 14 generated by triggering the corresponding TRIGGER[14] task
EVENTS_TRIGGERED[15	5] 0x13C	Event number 15 generated by triggering the corresponding TRIGGER[15] task
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt

46.1.1 INTEN

Address offset: 0x300

Enable or disable interrupt

Rit i	number	•	21 20 20 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	lumber		31 30 29 28 27 20	P O N M L K J I H G F E D C B A
	et 0x0000000	1	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description Description
A	RW TRIGG		10.00	Enable or disable interrupt for TRIGGERED[0] event
		Disabled	0	See EVENTS_TRIGGERED[0] Disable
		Enabled	1	Enable
В	RW TRIGG		-	Enable or disable interrupt for TRIGGERED[1] event
_				
				See EVENTS_TRIGGERED[1]
		Disabled	0	Disable
_	DW TRICC	Enabled	1	Enable
С	RW TRIGG	EKED2		Enable or disable interrupt for TRIGGERED[2] event
				See EVENTS_TRIGGERED[2]
		Disabled	0	Disable
		Enabled	1	Enable
D	RW TRIGG	ERED3		Enable or disable interrupt for TRIGGERED[3] event
				See EVENTS_TRIGGERED[3]
		Disabled	0	Disable
		Enabled	1	Enable
Е	RW TRIGG	ERED4		Enable or disable interrupt for TRIGGERED[4] event
				See EVENTS_TRIGGERED[4]
		Disabled	0	Disable
		Enabled	1	Enable
F	RW TRIGG	ERED5		Enable or disable interrupt for TRIGGERED[5] event
				See EVENTS_TRIGGERED[5]
		Disabled	0	Disable
		Enabled	1	Enable
G	RW TRIGG	ERED6		Enable or disable interrupt for TRIGGERED[6] event
				See EVENTS_TRIGGERED[6]
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW TRIGG			Enable or disable interrupt for TRIGGERED[7] event
		Disabled	0	See EVENTS_TRIGGERED[7] Disable
		Disabled	U	Disabic



Bit	number	3:	1 30 2	9 28 :	27 26	25 24	23 22 21	20 19 1	18 17	16 15	5 14	1 13 1	2 11	. 10	9	8 7	6	5 5	4	3 2	1	0
Id										Р	0	NN	1 L	K	J	I E	1 6	i F	Ε	D C	В	Α
Res	et 0x00000000	0	0 (0 0	0 0	0 0	0 0 0	0 0	0 0	0 0	0	0 (0	0	0	0 0	(0	0	0 0	0	0
Id	RW Field Valu	e ld V	alue				Description	n														
	Enab	led 1					Enable															
T	RW TRIGGERED8						Enable or	disable	interr	upt f	or T	RIGG	REC)[8] e	eve	nt						
							See EVEN	TS_TRIC	GGERE	D[8]												
	Disal	oled 0					Disable															
	Enab	led 1					Enable															
J	RW TRIGGERED9						Enable or	disable	interr	upt f	or T	RIGG	REC)[9] e	eve	nt						
							See <i>EVEN</i>	TS_TRIC	GGERE	D[9]												
	Disal	oled 0					Disable															
	Enab	led 1					Enable															
K	RW TRIGGERED10						Enable or	disable	interr	upt f	or T	RIGGI	REC	[10]	eve	ent						
							See EVEN	TS_TRIC	GERE	D[10]	1											
	Disal	oled 0					Disable															
	Enab	led 1					Enable															
L	RW TRIGGERED11						Enable or	disable	interr	upt f	or T	RIGGI	REC	[11]	eve	ent						
							See EVEN	TS_TRIC	GERE	D[11]]											
	Disal	oled 0					Disable															
	Enab	led 1					Enable															
М	RW TRIGGERED12						Enable or	disable	interr	upt f	or T	RIGGI	REC	[12]	eve	ent						
							See EVEN	TS_TRIC	GGERE	D[12]]											
	Disal	oled 0					Disable															
	Enab	led 1					Enable															
N	RW TRIGGERED13						Enable or	disable	interr	upt f	or T	RIGGI	REC	[13]	eve	ent						
							See EVENT	TS_TRIC	GERE	D[13]]											
	Disal	oled 0					Disable															
	Enab	led 1					Enable															
0	RW TRIGGERED14						Enable or	disable	interr	upt f	or T	RIGGI	REC	[14]	eve	ent						
							See <i>EVEN</i>	TS_TRIC	GGERE	D[14]]											
	Disal	oled 0					Disable															
	Enab	led 1					Enable															
Р	RW TRIGGERED15						Enable or	disable	interr	upt f	or T	RIGGI	REC	[15]	eve	ent						
							See EVENT	TS_TRIC	GGERE	D[15]]											
	Disal	oled 0					Disable															
	Enab	led 1					Enable															

46.1.2 INTENSET

Address offset: 0x304

Enable interrupt

	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	PONMLKJIHGFEDCBA
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Value Id	Value Description
	Write '1' to Enable interrupt for TRIGGERED[0] event
	See EVENTS_TRIGGERED[0]
Set	1 Enable
Disabled	0 Read: Disabled
Enabled	1 Read: Enabled
	Write '1' to Enable interrupt for TRIGGERED[1] event
	See EVENTS_TRIGGERED[1]
Set	1 Enable
	Set Disabled Enabled



Bit n	umbe	er		3:	1 30	29	28	27 :	26 2	25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id											P O N M L K J I H G F E D C B A
Rese		0000000					0	0	0	0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id		alue						Description
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
С	RW	TRIGGERED2									Write '1' to Enable interrupt for TRIGGERED[2] event
											See EVENTS_TRIGGERED[2]
			Set	1							Enable
			Disabled	0							Read: Disabled
-	DIM	TRICCEPEDA	Enabled	1							Read: Enabled
D	KW	TRIGGERED3									Write '1' to Enable interrupt for TRIGGERED[3] event
											See EVENTS_TRIGGERED[3]
			Set	1							Enable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
E	RW	TRIGGERED4									Write '1' to Enable interrupt for TRIGGERED[4] event
											See EVENTS_TRIGGERED[4]
			Set	1							Enable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
F	RW	TRIGGERED5									Write '1' to Enable interrupt for TRIGGERED[5] event
											See EVENTS_TRIGGERED[5]
			Set	1							Enable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
G	RW	TRIGGERED6									Write '1' to Enable interrupt for TRIGGERED[6] event
											See EVENTS_TRIGGERED[6]
			Set	1							Enable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
Н	RW	TRIGGERED7									Write '1' to Enable interrupt for TRIGGERED[7] event
											See EVENTS_TRIGGERED[7]
			Set	1							Enable
			Disabled	0							Read: Disabled
			Enabled	1							Read: Enabled
I	RW	TRIGGERED8									Write '1' to Enable interrupt for TRIGGERED[8] event
											See EVENTS_TRIGGERED[8]
			Set	1							Enable
			Disabled	0							Read: Disabled
	DIM	TRICCEPEDO	Enabled	1							Read: Enabled
J	KW	TRIGGERED9									Write '1' to Enable interrupt for TRIGGERED[9] event
											See EVENTS_TRIGGERED[9]
			Set	1							Enable
			Disabled	0							Read: Disabled
	DIA	TRICCEPEDAG	Enabled	1							Read: Enabled
K	ĸW	TRIGGERED10									Write '1' to Enable interrupt for TRIGGERED[10] event
											See EVENTS_TRIGGERED[10]
			Set	1							Enable
			Disabled	0							Read: Disabled
	B 1	TRICOGRAFIA	Enabled	1							Read: Enabled
L	RW	TRIGGERED11									Write '1' to Enable interrupt for TRIGGERED[11] event
											See EVENTS_TRIGGERED[11]
			Set	1							Enable
			Disabled	0							Read: Disabled



Bit r	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				P O N M L K J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
		Enabled	1	Read: Enabled
М	RW TRIGGERED12			Write '1' to Enable interrupt for TRIGGERED[12] event
				See EVENTS_TRIGGERED[12]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
N	RW TRIGGERED13			Write '1' to Enable interrupt for TRIGGERED[13] event
				See EVENTS_TRIGGERED[13]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
0	RW TRIGGERED14			Write '1' to Enable interrupt for TRIGGERED[14] event
				See EVENTS_TRIGGERED[14]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Р	RW TRIGGERED15			Write '1' to Enable interrupt for TRIGGERED[15] event
				See EVENTS_TRIGGERED[15]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

46.1.3 INTENCLR

Address offset: 0x308 Disable interrupt

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			PONMLKJIHGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW TRIGGEREDO			Write '1' to Disable interrupt for TRIGGERED[0] event
			See EVENTS_TRIGGERED[0]
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW TRIGGERED1			Write '1' to Disable interrupt for TRIGGERED[1] event
			See EVENTS_TRIGGERED[1]
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW TRIGGERED2			Write '1' to Disable interrupt for TRIGGERED[2] event
			See EVENTS_TRIGGERED[2]
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW TRIGGERED3			Write '1' to Disable interrupt for TRIGGERED[3] event
			See EVENTS_TRIGGERED[3]
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
E RW TRIGGERED4			Write '1' to Disable interrupt for TRIGGERED[4] event



	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				P O N M L K J I H G F E D C B A
	set 0x00000000	Walio Id		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description See EVENTS TRICCEPEDIAL
		Clear	1	See EVENTS_TRIGGERED[4] Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW TRIGGERED5	2.100.00	-	Write '1' to Disable interrupt for TRIGGERED[5] event
•	m modeness			
				See EVENTS_TRIGGERED[5]
		Clear	1	Disable
		Disabled	0	Read: Disabled
_	DIA TRICCEPEDO	Enabled	1	Read: Enabled
G	RW TRIGGERED6			Write '1' to Disable interrupt for TRIGGERED[6] event
				See EVENTS_TRIGGERED[6]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW TRIGGERED7			Write '1' to Disable interrupt for TRIGGERED[7] event
				See EVENTS_TRIGGERED[7]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
ı	RW TRIGGERED8			Write '1' to Disable interrupt for TRIGGERED[8] event
				Son EVENTS TRICCEDEDIO
		Clear	1	See EVENTS_TRIGGERED[8] Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW TRIGGERED9	Ellabled	1	Write '1' to Disable interrupt for TRIGGERED[9] event
J	NW INIOGENEDS			write 1 to bisable interrupt for introduced by event
				See EVENTS_TRIGGERED[9]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW TRIGGERED10			Write '1' to Disable interrupt for TRIGGERED[10] event
				See EVENTS_TRIGGERED[10]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW TRIGGERED11			Write '1' to Disable interrupt for TRIGGERED[11] event
				See EVENTS_TRIGGERED[11]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
М	RW TRIGGERED12			Write '1' to Disable interrupt for TRIGGERED[12] event
				,
		Clear	1	See EVENTS_TRIGGERED[12] Disable
		Clear	1	Disable
		Disabled	0	Read: Disabled
NI.	DW TDICCEDED43	Enabled	1	Read: Enabled
N	RW TRIGGERED13			Write '1' to Disable interrupt for TRIGGERED[13] event
				See EVENTS_TRIGGERED[13]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
0	RW TRIGGERED14			Write '1' to Disable interrupt for TRIGGERED[14] event
				See EVENTS_TRIGGERED[14]



Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			P O N M L K J I H G F E D C B A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
P RW TRIGGERED15			Write '1' to Disable interrupt for TRIGGERED[15] event
			See EVENTS_TRIGGERED[15]
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

46.2 Electrical specification

46.2.1 EGU Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{EGU,EVT}	Latency between setting an EGU event flag and the system		1		cycles
	setting an interrupt				



47 PWM — Pulse width modulation

The PWM module enables the generation of pulse width modulated signals on GPIO. The module implements an up or up-and-down counter with four PWM channels that drive assigned GPIOs.

Three PWM modules can provide up to 12 PWM channels with individual frequency control in groups of up to four channels. Furthermore, a built-in decoder and EasyDMA capabilities make it possible to manipulate the PWM duty cycles without CPU intervention. Arbitrary duty-cycle sequences are read from Data RAM and can be chained to implement ping-pong buffering or repeated into complex loops.

Listed here are the main features of one PWM module:

- · Fixed PWM base frequency with programmable clock divider
- · Up to four PWM channels with individual polarity and duty-cycle values
- Edge or center-aligned pulses across PWM channels
- · Multiple duty-cycle arrays (sequences) defined in Data RAM
- · Autonomous and glitch-free update of duty cycle values directly from memory through EasyDMA
- · Change of polarity, duty-cycle, and base frequency possibly on every PWM period
- · Data RAM sequences can be repeated or connected into loops




Figure 141: PWM Module

47.1 Wave counter

The wave counter is responsible for generating the pulses at a duty-cycle that depends on the compare values, and at a frequency that depends on COUNTERTOP.

There is one common 15-bit counter with four compare channels. Thus, all four channels will share the same period (PWM frequency), but can have individual duty-cycle and polarity. The polarity is set by the value read from RAM (see *Figure 144: Decoder memory access modes* on page 499), while the MODE register controls if the counter counts up, or up and down. The timer top value is controlled by the COUNTERTOP register. This register value in conjunction with the selected PRESCALER of the PWM_CLK will result in a given PWM period. A COUNTERTOP value smaller than the compare setting will result in a state where no PWM edges are generated. Respectively, OUT[n] is held high, given that the polarity is set to FallingEdge. All the compare registers are internal and can only be configured through the decoder presented later.

COUNTERTOP can be safely written at any time. It will get sampled following a START task. If DECODER.LOAD is anything else than WaveForm, it will also get sampled following a STARTSEQ[n] task,



and when loading a new value from RAM during a sequence playback. If DECODER.LOAD=WaveForm, the register value is ignored, and taken from RAM instead (see *Decoder with EasyDMA* on page 499 below).

Figure 142: PWM up counter example - FallingEdge polarity on page 497 shows the counter operating in up (MODE=PWM_MODE_Up) mode with three PWM channels with the same frequency but different duty cycle. The counter is automatically reset to zero when COUNTERTOP is reached and OUT[n] will invert. OUT[n] is held low if the compare value is 0 and held high respectively if set to COUNTERTOP given that the polarity is set to FallingEdge. Running in up counter mode will result in pulse widths that are edge-aligned. See the code example below:

```
uint16 t pwm seq[4] = {PWM CH0 DUTY, PWM CH1 DUTY, PWM CH2 DUTY,
PWM CH3 DUTY };
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos)
                        (PWM PSEL OUT CONNECT Connected <<
                                                 PWM PSEL OUT CONNECT Pos);
NRF PWM0->PSEL.OUT[1] = (second pin << PWM PSEL OUT PIN Pos) |
                        (PWM PSEL OUT CONNECT Connected <<
                                                 PWM PSEL OUT CONNECT Pos);
                      = (PWM ENABLE ENABLE Enabled << PWM ENABLE ENABLE Pos);
NRF PWM0->ENABLE
NRF PWM0->MODE
                      = (PWM MODE UPDOWN Up << PWM MODE UPDOWN Pos);
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                                 PWM PRESCALER PRESCALER Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
NRF_PWM0->LOOP
                   = (PWM LOOP CNT Disabled << PWM LOOP CNT Pos);
                    = (PWM DECODER LOAD Individual << PWM DECODER LOAD Pos)
NRF PWM0->DECODER
                      (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF PWM0->SEQ[0].PTR = ((uint32 t) (pwm seq) << PWM_SEQ_PTR_PTR_Pos);
NRF PWM0->SEQ[0].CNT = ((sizeof(pwm_seq) / sizeof(uint16_t)) <<
                                                 PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[0].REFRESH = 0;
NRF PWM0->SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```




Figure 142: PWM up counter example - FallingEdge polarity

In up counting mode, the following formula can be used to compute PWM period and step size:

```
PWM period: T_{PWM}(Up) = T_{PWM}CLK * COUNTERTOP
Step width/Resolution: T_{steps} = T_{PWM}CLK
```



Figure 143: PWM up-and-down counter example on page 498 shows the counter operating in up and down mode with (MODE=PWM_MODE_UpAndDown) two PWM channels with the same frequency but different duty cycle and output polarity. The counter starts decrementing to zero when COUNTERTOP is reached and will invert the OUT[n] when compare value is hit for the second time. This results in a set of pulses that are center- aligned.

```
uint16_t pwm_seq[4] = {PWM_CH0_DUTY, PWM CH1 DUTY, PWM CH2 DUTY,
PWM CH3 DUTY);
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                        (PWM PSEL OUT CONNECT Connected <<
                                                 PWM PSEL OUT CONNECT Pos);
NRF PWM0->PSEL.OUT[1] = (second pin << PWM PSEL OUT PIN Pos) |
                        (PWM PSEL OUT CONNECT Connected <<
                                                 PWM PSEL OUT CONNECT Pos);
NRF PWM0->ENABLE
                      = (PWM ENABLE ENABLE Enabled << PWM ENABLE ENABLE Pos);
NRF PWM0->MODE
                      = (PWM MODE UPDOWN UpAndDown << PWM MODE UPDOWN Pos);
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                                 PWM PRESCALER PRESCALER Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
NRF PWM0->LOOP
                      = (PWM LOOP CNT Disabled << PWM LOOP CNT Pos);
NRF PWM0->DECODER
                    = (PWM DECODER LOAD Individual << PWM DECODER LOAD Pos)
                      (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF PWM0->SEQ[0].PTR = ((uint32 t)(pwm seq) << PWM SEQ PTR PTR Pos);
NRF PWM0->SEQ[0].CNT = ((sizeof(pwm seq) / sizeof(uint16 t)) <<
                                                 PWM SEQ CNT_CNT_Pos);
NRF PWM0->SEQ[0].REFRESH = 0;
NRF_PWM0->SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```




Figure 143: PWM up-and-down counter example

In up-and-down counting modes, the following formula can be used to compute PWM period and step size:

```
T_{PWM}(Up And Down) = T_{PWM} CLK * 2 * COUNTERTOP
```


Step width/Resolution: $T_{steps} = T_{PWM} CLK * 2$



47.2 Decoder with EasyDMA

The decoder uses EasyDMA to take PWM parameters stored in Data RAM by ways of EasyDMA and updates the internal compare registers of the wave counter based on the mode of operation.

The mentioned PWM parameters are organized into a sequence containing at least one half word (16 bit). Its most significant bit[15] denotes the polarity of the OUT[n] while bit[14:0] is the 15-bit compare value. See below for further details of these RAM defined registers.



The DECODER register controls how the RAM content is interpreted and loaded to the internal compare registers. The LOAD field can be used to control if the RAM values are loaded to all compare channels - or alternatively to update a group or all channels with individual values. *Figure 144: Decoder memory access modes* on page 499 illustrates how the parameters stored in RAM are organized and routed to the various compare channels in the different modes.

A special mode of operation is available when DECODER.LOAD is set to WaveForm. In this mode, up to three PWM channels can be enabled - OUT[0] to OUT[2]. In RAM, four values are loaded at a time: the first, second and third location are used to load the values, and the fourth RAM location is used to load the COUNTERTOP register. This way one can have up to three PWM channels with a frequency base that changes on a per PWM period basis. This mode of operation is useful for arbitrary wave form generation in applications such as LED lighting.

The register SEQ[n].REFRESH=N (one per sequence n=0 or 1) will instruct a new RAM stored pulse width value on every (N+1)th PWM period. Setting the register to zero will result in a new duty cycle update every PWM period as long as the minimum PWM period is observed.

Note that registers SEQ[n].REFRESH and SEQ[n].ENDDELAY are ignored when DECODER.MODE=NextStep . The next value is loaded upon receiving every NEXTSTEP task.




Figure 144: Decoder memory access modes



SEQ[n].PTR is the pointer used to fetch COMPARE values from RAM. If the SEQ[n].PTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 23 for more information about the different memory regions.

After the SEQ[n].PTR is set to the desired RAM location, the SEQ[n].CNT register must be set to the number of 16-bit half words in the sequence. It is important to observe that the Grouped and Single modes require one half word per group or one half word per channel respectively, and thus increases RAM size occupation. If PWM generation was not running yet at that point, sending the SEQSTART[n] task will load the first value from RAM, then start the PWM generation. A SEQSTARTED[n] event is generated as soon as the EasyDMA has read the first PWM parameter from RAM and the wave counter has started executing it. When LOOP.CNT=0, sequence n=0 or 1 is played back once. After the last value in the sequence has been loaded and started executing, a SEQEND[n] event is generated. The PWM generation will then continue with the last loaded value. See *Figure 145: Simple sequence example* on page 501 for an example of such simple playback.

To completely stop the PWM generation and force the associated pins to a defined state, a STOP task can be fired at any time. A STOPPED event is generated when the PWM generation has stopped at the end of currently running PWM period, and the pins go into their idle state as defined in GPIO->OUT. PWM generation can then only be restarted through a SEQSTART[n] task. SEQSTART[n] will resume PWM generation after having loaded the first value from the RAM buffer defined in the SEQ[n].PTR register.

The table below provides indication of when specific registers get sampled by the hardware. Care should be taken when updating these registers to avoid values to be applied earlier than expected.

Table 116: When to safely update PWM registers

Register	Taken into account by hardware	Recommended (safe) update
SEQ[n].PTR	When sending the SEQSTART[n] task	After having received the SEQSTARTED[n] event
SEQ[n].CNT	When sending the SEQSTART[n] task	After having received the SEQSTARTED[n] event
SEQ[0].ENDDELAY	When sending the SEQSTART[0] task	Before starting sequence [0] through a SEQSTART[0] task
	Every time a new value from sequence [0] has been loaded from RAM and gets applied to the Wave Counter (indicated by the	When no more value from sequence [0] gets loaded from RAM (indicated by the SEQEND[0] event)
	PWMPERIODEND event)	At any time during sequence [1] (which starts when the SEQSTARTED[1] event is fired)
SEQ[1].ENDDELAY	When sending the SEQSTART[1] task	Before starting sequence [1] through a SEQSTART[1] task
	Every time a new value from sequence [1] has been loaded from RAM and gets applied to the Wave Counter (indicated by the	When no more value from sequence [1] gets loaded from RAM (indicated by the SEQEND[1] event)
	PWMPERIODEND event)	At any time during sequence [0] (which starts when the SEQSTARTED[0] event is fired)
SEQ[0].REFRESH	When sending the SEQSTART[0] task	Before starting sequence [0] through a SEQSTART[0] task
	Every time a new value from sequence [0] has been loaded from RAM and gets applied to the Wave Counter (indicated by the PWMPERIODEND event)	At any time during sequence [1] (which starts when the SEQSTARTED[1] event is fired)
SEQ[1].REFRESH	When sending the SEQSTART[1] task	Before starting sequence [1] through a SEQSTART[1] task
	Every time a new value from sequence [1] has been loaded from RAM and gets applied to the Wave Counter (indicated by the PWMPERIODEND event)	At any time during sequence [0] (which starts when the SEQSTARTED[0] event is fired)
COUNTERTOP	In DECODER.LOAD=WaveForm: this register is ignored.	Before starting PWM generation through a SEQSTART[n] task
	In all other LOAD modes: at the end of current PWM period (indicated by the PWMPERIODEND event)	After a STOP task has been issued, and the STOPPED event has been received.
MODE	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been issued, and the STOPPED event has been received.
DECODER	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been issued, and the STOPPED event has been received.
PRESCALER	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been issued, and the STOPPED event has been received.
OOP	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been issued, and the STOPPED event has been received.
PSEL.OUT[n]	Immediately	Before enabling the PWM instance through the ENABLE register

Important: SEQ[n].REFRESH and SEQ[n].ENDDELAY are ignored at the end of a complex sequence, indicated by a LOOPSDONE event. The reason for this is that the last value loaded from RAM is maintained until further action from software (restarting a new sequence, or stopping PWM generation).



Figure 145: Simple sequence example on page 501 depicts the source code used for configuration and timing details in a sequence where only sequence 0 is used and only run once with a new PWM duty cycle for each period.

```
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                        (PWM PSEL OUT CONNECT Connected <<
                                                 PWM PSEL OUT CONNECT Pos);
NRF_PWM0->ENABLE
                      = (PWM ENABLE ENABLE Enabled << PWM ENABLE ENABLE Pos);
NRF PWM0->MODE
                     = (PWM MODE UPDOWN Up << PWM MODE UPDOWN Pos);
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV_1 <<
                                                 PWM PRESCALER PRESCALER Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
NRF PWM0->LOOP
                     = (PWM LOOP CNT Disabled << PWM LOOP CNT Pos);
NRF PWM0->DECODER = (PWM DECODER LOAD Common << PWM DECODER LOAD Pos) |
                     (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF PWM0->SEQ[0].PTR = ((uint32 t)(seq0 ram) << PWM SEQ PTR PTR Pos);
NRF PWM0->SEQ[0].CNT = ((sizeof(seq0 ram) / sizeof(uint16 t)) <<
                                                 PWM SEQ CNT CNT Pos);
NRF_PWM0 -> SEQ[0].REFRESH = 0;
    PWMO - > SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```




Figure 145: Simple sequence example

A more complex example is shown in *Figure 146: Example using two sequences* on page 502, where LOOP.CNT>0. In this case, an automated playback takes place, consisting of SEQ[0], delay 0, SEQ[1], delay 1, then again SEQ[0], etc. The user can choose to start a complex playback with SEQ[0] or SEQ[1] through sending the SEQSTART[0] or SEQSTART[1] task.

The complex playback always ends with delay 1.

The two sequences 0 and 1 are defined with address of values tables in Data RAM (pointed by SEQ[n].PTR) and respective buffer size (SEQ[n].CNT). The rate at which a new value is loaded is defined individually for each sequence by SEQ[n].REFRESH. The chaining of sequence 1 following sequence 0 is implicit, the LOOP.CNT register allows the chaining of sequence 1 to sequence 0 for a determined number of times. In other words, it allows to repeat a complex sequence a number of times in a fully automated way.

In the example below, sequence 0 is defined with SEQ[0].REFRESH set to one - that means that a new PWM duty cycle is pushed every second PWM period. This complex sequence is started with the SEQSTART[0] task, so SEQ[0] is played first. Since SEQ[0].ENDDELAY=1 there will be one PWM period delay between last period on sequence 0 and the first period on sequence 1. Since SEQ[1].ENDDELAY=0 there is no delay 1, so SEQ[0] would be started immediately after the end of SEQ[1]. However, as LOOP.CNT is one, the playback stops after having played only once SEQ[1], and both SEQEND[1] and LOOPSDONE are generated (their order is not guaranteed in this case).



```
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos)
                        (PWM PSEL OUT CONNECT Connected <<
                                                 PWM_PSEL_OUT CONNECT Pos);
                      = (PWM ENABLE ENABLE Enabled << PWM ENABLE ENABLE Pos);
NRF PWM0->ENABLE
NRF
   PWM0->MODE
                      = (PWM MODE UPDOWN Up << PWM MODE UPDOWN Pos);
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                                 PWM PRESCALER_PRESCALER_Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
NRF PWM0->LOOP
                = (1 << PWM LOOP CNT Pos);
NRF PWM0->DECODER = (PWM DECODER LOAD Common << PWM DECODER LOAD Pos) |
                      (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF_PWM0->SEQ[0].PTR = ((uint32_t)(seq0_ram) << PWM_SEQ_PTR_PTR_Pos);
NRF PWM0->SEQ[0].CNT = ((sizeof(seq0 ram) / sizeof(uint16_t)) <<
                                                 PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[0].REFRESH = 1;
NRF PWM0 -> SEQ[0].ENDDELAY = 1;
NRF PWM0->SEQ[1].PTR = ((uint32 t) (seq1 ram) << PWM SEQ PTR PTR Pos);
NRF PWM0->SEQ[1].CNT = ((sizeof(seq1 ram) / sizeof(uint16 t)) <<
                                                 PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[1].REFRESH = 0;
NRF PWM0->SEQ[1].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

SEQ[0].CNT=2, SEQ[1].CNT=3, SEQ[0].REFRESH=1, SEQ[1].REFRESH=0, SEQ[0].ENDDELAY=1, SEQ[1].ENDDELAY=0, LOOP.CNT=1




Figure 146: Example using two sequences

The decoder can also be configured to asynchronously load a new PWM duty cycle. If the DECODER.MODE register is set to NextStep - then the NEXTSTEP task will cause an update of the internal compare registers on the next PWM period.

The figures below provide an overview of each part of an arbitrary sequence, in various modes (LOOP.CNT=0 and LOOP.CNT>0). In particular are represented:

- Initial and final duty cycle on the PWM output(s)
- Chaining of SEQ[0] and SEQ[1] if LOOP.CNT>0
- · Influence of registers on the sequence
- Events fired during a sequence
- DMA activity (loading of next value and applying it to the output(s))

Note that the single-shot example applies also to SEQ[1], only SEQ[0] is represented for simplicity.







Figure 147: Single shot (LOOP.CNT=0)








Figure 149: Complex sequence (LOOP.CNT>0) starting with SEQ[1]

Note that if a sequence is in use in a simple or complex sequence, it must have a length of SEQ[n].CNT > 0 .

47.3 Limitations

The previous compare value will be repeated if the PWM period is selected to be shorter than the time it takes for the EasyDMA to fetch from RAM and update the internal compare registers.

This is to ensure a glitch-free operation even if very short PWM periods are chosen.

47.4 Pin configuration

The OUT[n] (n=0..3) signals associated to each channel of the PWM module are mapped to physical pins according to the configuration specified in the respective PSEL.OUT[n] registers. If a PSEL.OUT[n].CONNECT is set to Disconnected, the associated PWM module signal will not be connected to any physical pins.

The PSEL.OUT[n] registers and their configurations are only used as long as the PWM module is enabled and PWM generation is active (wave counter started), and retained only as long as the device is in System ON mode, see *POWER* chapter for more information about power modes.

To ensure correct behaviour in the PWM module, the pins used by the PWM module must be configured in the GPIO peripheral as described in *Table 117: Recommended GPIO configuration before starting PWM generation* on page 505 before enabling the PWM module. The pins' idle state is defined by the OUT registers in the GPIO module. This is to ensure that the pins used by the PWM module are driven correctly, if PWM generation is stopped through a STOP task, the PWM module itself is temporarily disabled, or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected IOs as long as the PWM module is supposed to be connected to an external PWM circuit.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behaviour.



Table 117: Recommended GPIO configuration before starting PWM generation

PWM signal	PWM pin	Direction	Output value	Comment
OUT[n]	As specified in PSEL.OUT[n]	Output	0	Idle state defined in GPIO->OUT
	(n=03)			

47.5 Registers

Table 118: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x4001C000	PWM	PWM0	Pulse Width Modulation Unit 0		
0x40021000	PWM	PWM1	Pulse Width Modulation Unit 1		
0x40022000	PWM	PWM2	Pulse Width Modulation Unit 2		

Table 119: Register Overview

Register	Offset	Description
TASKS STOP	0x004	Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence
1A3K3_310F	0x004	playback
TASKS_SEQSTART[0]	0x008	Loads the first PWM value on all enabled channels from sequence 0, and starts playing that
		sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM generation to
		start it was not running.
TASKS_SEQSTART[1]	0x00C	Loads the first PWM value on all enabled channels from sequence 1, and starts playing that
		sequence at the rate defined in SEQ[1]REFRESH and/or DECODER.MODE. Causes PWM generation to
		start it was not running.
TASKS_NEXTSTEP	0x010	Steps by one value in the current sequence on all enabled channels if DECODER.MODE=NextStep.
		Does not cause PWM generation to start it was not running.
EVENTS_STOPPED	0x104	Response to STOP task, emitted when PWM pulses are no longer generated
EVENTS_SEQSTARTED[0	0] 0x108	First PWM period started on sequence 0
EVENTS_SEQSTARTED[1	1] 0x10C	First PWM period started on sequence 1
EVENTS_SEQEND[0]	0x110	Emitted at end of every sequence 0, when last value from RAM has been applied to wave counter
EVENTS_SEQEND[1]	0x114	Emitted at end of every sequence 1, when last value from RAM has been applied to wave counter
EVENTS_PWMPERIODE	0x118	Emitted at the end of each PWM period
EVENTS_LOOPSDONE	0x11C	Concatenated sequences have been played the amount of times defined in LOOP.CNT
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	PWM module enable register
MODE	0x504	Selects operating mode of the wave counter
COUNTERTOP	0x508	Value up to which the pulse generator counter counts
PRESCALER	0x50C	Configuration for PWM_CLK
DECODER	0x510	Configuration of the decoder
LOOP	0x514	Amount of playback of a loop
SEQ[0].PTR	0x520	Beginning address in Data RAM of this sequence
SEQ[0].CNT	0x524	Amount of values (duty cycles) in this sequence
SEQ[0].REFRESH	0x528	Amount of additional PWM periods between samples loaded into compare register
SEQ[0].ENDDELAY	0x52C	Time added after the sequence
SEQ[1].PTR	0x540	Beginning address in Data RAM of this sequence
SEQ[1].CNT	0x544	Amount of values (duty cycles) in this sequence
SEQ[1].REFRESH	0x548	Amount of additional PWM periods between samples loaded into compare register
SEQ[1].ENDDELAY	0x54C	Time added after the sequence
PSEL.OUT[0]	0x560	Output pin select for PWM channel 0
PSEL.OUT[1]	0x564	Output pin select for PWM channel 1
PSEL.OUT[2]	0x568	Output pin select for PWM channel 2
PSEL.OUT[3]	0x56C	Output pin select for PWM channel 3



47.5.1 SHORTS

Address offset: 0x200 Shortcut register

Bit num	ber		31	30.2	9 ;	28 27	7 26	5 25	5 24	23	3 2	2 21	20	19	18	3 17	7 16	15	14	13	12	11	10	9	8	7 (6 5	4	3	2	1	0
Id																												E	D	C	В	Ā
Reset 0	x00000000		0	0	0	0 0	0	0	0	0	c	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0
Id R\	N Field	Value Id	Va	lue						De	esc	cripti	ion																			
A R\	W SEQENDO_STOP									Sh	or	rtcut	bet	twe	en	SEC	QΕΝ	D[C)] ev	/ent	an	d S	ГОР	tas	k							
										Se	e L	EVEN	ITS _.	_SE	QE	ND	[0] a	and	TA:	SKS_	_ST	OP										
		Disabled	0							Dis	sal	ble s	hor	rtcu	t																	
		Enabled	1							En	ab	ole sh	nor	tcut																		
B R\	W SEQEND1_STOP									Sh	or	rtcut	bet	twe	en	SEC	QΕΝ	D[1	.] ev	/ent	an	d S	ГОР	tas	k							
										Se	e l	EVEN	ITS _.	_SE	QE	ND	[1] a	and	TA	SKS_	_ST	OP										
		Disabled	0							Dis	sal	ble s	hor	tcu	t																	
		Enabled	1							En	ab	ole sh	nor	tcut																		
C R\	W LOOPSDONE_SEQSTARTO									Sh	or	rtcut	bet	twe	en	LOC	OPS	DO	NE	eve	nt a	nd	SEQ	STA	RT[0] t	ask					
										Se	e L	EVEN	ITS_	_LO	ОP	SDO	ONE	an	d T	4SK	s_s	EQ.	STA	RT[0]							
		Disabled	0							Dis	sal	ble s	hor	tcu	t																	
		Enabled	1							En	ab	ole sh	nor	tcut																		
D R\	W LOOPSDONE_SEQSTART1									Sh	or	rtcut	bet	twe	en	LOC	OPS	DO	NE	eve	nt a	nd	SEQ	STA	RT[1] t	ask					
										Se	e L	EVEN	ITS_	_LO	OP	SDO	ONE	an	d T	4SK	S_S	EQ.	STA	RT[:	1]							
		Disabled	0							Dis	sal	ble s	hor	tcu	t																	
		Enabled	1							En	ab	ole sh	nor	tcut																		
E R\	W LOOPSDONE_STOP									Sh	or	rtcut	bet	twe	en	LOC	OPS	DO	NE	eve	nt a	nd	STO	P ta	isk							
										Se	e I	EVEN	ITS _.	_LO	OP	SDO	ONE	ar	d T	4SK	'S_S	то	P									
		Disabled	0							Dis	sal	ble s	hor	rtcu	t																	
		Enabled	1							En	ab	ole sh	nor	tcut																		

47.5.2 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			HGFEDCB
Reset 0x00000000		0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id RW Field	Value Id	Value	Description
B RW STOPPED			Enable or disable interrupt for STOPPED event
			See EVENTS_STOPPED
	Disabled	0	Disable
	Enabled	1	Enable
C RW SEQSTARTEDO			Enable or disable interrupt for SEQSTARTED[0] event
			See EVENTS_SEQSTARTED[0]
	Disabled	0	Disable
	Enabled	1	Enable
D RW SEQSTARTED1			Enable or disable interrupt for SEQSTARTED[1] event
			See EVENTS_SEQSTARTED[1]
	Disabled	0	Disable
	Enabled	1	Enable
E RW SEQENDO			Enable or disable interrupt for SEQEND[0] event
			Son EVENTS SECENDIAL
	Disabled	0	See EVENTS_SEQEND[0] Disable
	Enabled	1	Enable
F RW SEQEND1			Enable or disable interrupt for SEQEND[1] event



Bit	number		31	30 2	9 2	28 2	27 2	26 2	5 2	4 23	22	21 2	20 :	19 1	.8 1	7 1	6 1	5 1	4 1	3 1	2 11	. 10	9	8	7	6	5	4	3	2	1 0
Id																									Н	G	F	Ε	D	С	В
Res	et 0x00000000		0	0 ()	0 (0	0 (0	0	0	0	0	0 (0	0 () () (0	0	0	0	0	0	0	0	0	0	0	0	0 0
ld	RW Field	Value Id	Va	lue						De	escr	iptio	n																		
										Se	e <i>E</i> \	VENT	'S_S	SEQ	ENL	0[1]															
		Disabled	0							Dis	sabl	le																			
		Enabled	1							En	abl	e																			
G	RW PWMPERIODEND									En	abl	e or o	disa	ble	int	erru	pt 1	for	PW	MP	ERIC	DEI	ND 6	eve	nt						
										Se	e E	VENT	'S_1	PWI	ИΡΙ	ERIC	DE	ND													
		Disabled	0							Dis	sabl	le																			
		Enabled	1							En	abl	e																			
Н	RW LOOPSDONE									En	abl	e or o	disa	ble	int	erru	pt 1	for	LOC	PSI	OON	IE ev	ent	t							
										Se	e E	VENT	'S_1	.00	PSL	ON	E														
		Disabled	0							Dis	sabl	le																			
		Enabled	1							En	abl	e																			

47.5.3 INTENSET

Address offset: 0x304

Enable interrupt

Bit num	ber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				HGFEDCB
Reset 0	x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RV	N Field	Value Id	Value	Description
B RV	W STOPPED			Write '1' to Enable interrupt for STOPPED event
				See EVENTS_STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
C RV	W SEQSTARTEDO			Write '1' to Enable interrupt for SEQSTARTED[0] event
				See EVENTS_SEQSTARTED[0]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D RV	W SEQSTARTED1			Write '1' to Enable interrupt for SEQSTARTED[1] event
				See EVENTS_SEQSTARTED[1]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E RV	N SEQENDO			Write '1' to Enable interrupt for SEQEND[0] event
				See EVENTS_SEQEND[0]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F RV	W SEQEND1			Write '1' to Enable interrupt for SEQEND[1] event
				See EVENTS_SEQEND[1]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G RV	W PWMPERIODEND			Write '1' to Enable interrupt for PWMPERIODEND event
				See EVENTS_PWMPERIODEND
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
H RV	W LOOPSDONE			Write '1' to Enable interrupt for LOOPSDONE event



Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id			H G F E D C B
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
			See EVENTS_LOOPSDONE
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

47.5.4 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id				H G F E D C B
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Field	Value Id	Value	Description
В	RW STOPPED			Write '1' to Disable interrupt for STOPPED event
				See EVENTS_STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW SEQSTARTEDO			Write '1' to Disable interrupt for SEQSTARTED[0] event
				See EVENTS_SEQSTARTED[0]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW SEQSTARTED1			Write '1' to Disable interrupt for SEQSTARTED[1] event
				See EVENTS_SEQSTARTED[1]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW SEQEND0			Write '1' to Disable interrupt for SEQEND[0] event
				See EVENTS_SEQEND[0]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW SEQEND1			Write '1' to Disable interrupt for SEQEND[1] event
				See EVENTS_SEQEND[1]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW PWMPERIODEND			Write '1' to Disable interrupt for PWMPERIODEND event
				See EVENTS_PWMPERIODEND
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW LOOPSDONE			Write '1' to Disable interrupt for LOOPSDONE event
				See EVENTS_LOOPSDONE
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

47.5.5 ENABLE

Address offset: 0x500



PWM module enable register

Bit	number		3	1 30	29	9 28	8 2	7 2	6 2	25 2	24 2	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	C
Id																																			Д
Res	et 0x00000000		0	0	0	0	0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
Id	RW Field	Value Id	V	alu	е						ı	Des	cri	ptic	on																				
Α	RW ENABLE										-	Ena	ble	or	dis	able	e P\	٧M	mo	du	le														
		Disabled	0								1	Disa	able	ed																					
		Enabled	1								1	Ena	ble	:																					

47.5.6 MODE

Address offset: 0x504

Selects operating mode of the wave counter

Bit	number		31 30	29	28	27	26	25	24	23	22 2	1 20	0 19	18	17	16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																														Α
Res	et 0x00000000		0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Valu	е						Des	crip	tion	١.																	
Α	RW UPDOWN								:	Sele	ects	up c	or up	o an	d d	owr	ı as	wa	ve c	oun	ter ı	nod	le							
		Up	0							Up	cou	nter	- ec	lge	alig	ned	PW	M o	duty	-cy	cle									
		UpAndDown	1							Up	and	dow	vn c	oun	ter	- ce	nte	r ali	gne	d P\	٧M	dut	у су	cle						

47.5.7 COUNTERTOP

Address offset: 0x508

Value up to which the pulse generator counter counts

Bit	number		31 30	0 29	28	27	26	25	24	23	22	21 2	20 :	19 :	L8 1	.7 1	.6 1	15 1	.4 1	3 1	2 11	10	9	8	7	6	5	4	3	2 :	1 0
Id																		,	Δ,	4 4	A	Α	Α	Α	Α	Α	Α	Α	Α .	Α /	4 А
Res	et 0x000003FF		0 0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0 (0 (0	0	1	1	1	1	1	1	1	1 :	1 1
Id	RW Field	Value Id	Valu	e						Des	scri	ptio	n																		
Α	RW COUNTERTOP		[332	2767	7]		Va	lue	up	to	whi	ich t	the	pul	se g	ene	erat	tor	cou	ntei	. coı	unts	. Th	nis r	egi	ster	is				
										ign	ore	d w	hen	DE	COI	DER	.M	ODI	E=V	Vave	For	m a	nd	onl	yva	lues	5				
										froi	m R	AM	wil	l be	use	ed.															

47.5.8 PRESCALER

Address offset: 0x50C

Configuration for PWM_CLK

Bit number		3:	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1 13	12	2 11	. 10	9	8	7	6	5	4	3	2	1 0	į
Id																															Α	ΑА	
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
Id RW Field	Value Id	V	alue	9						De	scri	pti	on																				ı
A RW PRESCALER										Pre	e-sc	ale	r of	Р۷	/M	_CL	K																Ī
	DIV_1	0								Div	/ide	by	1 (161	ИΗ	2)																	
	DIV_2	1								Div	/ide	by	2 (8N	lHz)																	
	DIV_4	2								Div	/ide	by	4 (4N	lHz)																	
	DIV_8	3								Div	/ide	by	8 (2N	lHz)																	
	DIV_16	4								Div	/ide	by	16	(1	ИΗ	z)																	
	DIV_32	5								Div	/ide	by	32	(5	00k	Hz)																	
	DIV_64	6								Div	/ide	by	64	(2	50k	Hz)																	
	DIV_128	7								Div	/ide	by	128	8 (125	kHz	2)																

47.5.9 DECODER

Address offset: 0x510

Configuration of the decoder



Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			B A A A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW LOAD			How a sequence is read from RAM and spread to the compare
			register
	Common	0	1st half word (16-bit) used in all PWM channels 03
	Grouped	1	1st half word (16-bit) used in channel 01; 2nd word in channel
			23
	Individual	2	1st half word (16-bit) in ch.0; 2nd in ch.1;; 4th in ch.3
	WaveForm	3	1st half word (16-bit) in ch.0; 2nd in ch.1;; 4th in
			COUNTERTOP
B RW MODE			Selects source for advancing the active sequence
	RefreshCount	0	SEQ[n].REFRESH is used to determine loading internal compare
			registers
	NextStep	1	NEXTSTEP task causes a new value to be loaded to internal
			compare registers

47.5.10 LOOP

Address offset: 0x514

Amount of playback of a loop

Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20	19 18 17 16 1	5 14 13 1	2 11 10	9 8	7 6	5 4	4 3 2	1 0
Id					4 A A A	. A A	АА	А А	A A	AAA	. A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0	0 0 0	0 0	0 0	0 0	0 0	0 0	0 0
ld RW Field	Value Id	Value	Description								
A RW CNT			Amount of playback o	of pattern cycle	S						

47.5.11 SEQ[0].PTR

Address offset: 0x520

Beginning address in Data RAM of this sequence

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Id		A A A A A A A A A A A A A A A A A A A	Α
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0000 0 0 0 0 0 0 0 0 0	0
Id RW Field	Value Id	Value Description	
A RW PTR		Beginning address in Data RAM of this sequence	

47.5.12 SEQ[0].CNT

Address offset: 0x524

Amount of values (duty cycles) in this sequence

Bit	number		31	30	29 :	28 2	27 26	5 2!	5 24	23	3 22	21	20	19	18	17 :	16 1	l5 1	4 13	12	11	10	9	8	7	6	5	4	3 2	1	L 0
Id																		A	A A	Α	Α	Α	Α	Α	Α	Α	Α	A .	4 A	Δ	A A
Res	et 0x00000000		0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW Field	Value Id	Va	lue						De	escr	ipti	on																		
Α	RW CNT						Α	mc	ount	of	valı	ues	(du	ty cy	/cle	s) ir	thi	s se	que	nce											
		Disabled	0				S	eqı	uen	ce i	s di	sabl	ed,	and	sha	all n	ot k	e st	arte	d as	it is	s en	npt	у							

47.5.13 SEQ[0].REFRESH

Address offset: 0x528

Amount of additional PWM periods between samples loaded into compare register



Bit	number		3	1 30	29	28	3 27	7 26	25	24	23	22	21 2	20 1	19 :	18 1	17 1	L6 1	15 :	14 :	.3 1	2 13	10	9	8	7	6	5	4	3	2 1	L 0
Id											Α	Α	Α	Α	Α	Α.	Α.	Α.	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α /	A A
Res	et 0x00000001		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 0	1
Id	RW Field	Value Id	٧	alue	:						De	scri	ptio	n																		
Α	RW CNT										Am	our	nt o	fad	diti	ona	ıl P\	ΝN	1 pe	rio	ds b	etw	een	san	nple	s lo	ade	ed				
											int	о со	mp	are	reg	iste	er (le	oad	lev	ery	REF	RES	H.C	NT+	1 P	WN	ı					
											pei	riod	s)																			
		Continuous	0								Up	date	e ev	ery	PW	/M	per	iod														

47.5.14 SEQ[0].ENDDELAY

Address offset: 0x52C

Time added after the sequence

Bit number		31	1 30	29	9 2	8 2	27	26	25	24	1 23	3 2	22 2	21	20	19	18	17	16	15	14	13	3 12	2 1:	1 1	.0 9	9	8	7	6	5	4	3	2	1	0
Id											Δ	١.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Δ	. 4	. /	A A	4	Α	Α	Α	Α	Α	Α	Α	Α	Δ
Reset 0x00000000		0	0	0	(0	0	0	0	0	0)	0	0	0	0	0	0	0	0	0	0	0	0) (0 ()	0	0	0	0	0	0	0	0	o
Id RW Field	Value Id	Va	alu	2							D	es	crip	otic	n																					
A RW CNT								Ti	me	ac	lde	d a	afte	r th	ne s	eq	uer	nce	in I	PW	М	peri	iod	s												-

47.5.15 SEQ[1].PTR

Address offset: 0x540

Beginning address in Data RAM of this sequence

Bit r	umber		31	30	29	28	27	26	25	24	23	22	21 2	20 1	9 1	8 1	7 1	6 1	5 14	13	12	11	10	9	8	7	6 5	5 4	3	2	1 (
Id			A	A A	Α	Α	Α	Α	Α	Α	A	A	ΑА	A	Δ Α	4 Δ	A A	4 Δ	A	Α	Α	Α	Α.	Α	A	۱ ،	4 4	λ Α	A	Α	A A	
Res	et 0x00000000		0	0	0	0	0	0	0	0	C	0	0 0	(0 (0) (0	0	0	0	0	0	0	0)	0 (0	0	0	0 0	
Id	RW Field	Value Id	Va	lue							De	cri	ptio	n																		
Α	RW PTR							Вє	egin	nin	g ac	ddre	ess i	n Da	ata	RAN	Λot	f thi	s se	que	nce											

47.5.16 SEQ[1].CNT

Address offset: 0x544

Amount of values (duty cycles) in this sequence

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
Id RW Field	Value Id	Value	Description
A RW CNT			Amount of values (duty cycles) in this sequence
	Disabled	0	Sequence is disabled, and shall not be started as it is empty

47.5.17 SEQ[1].REFRESH

Address offset: 0x548

Amount of additional PWM periods between samples loaded into compare register

Bit number		31	1 30	29	9 2	8 2	7 2	6 2	25 2	24 2	3 2	2 2:	1 20	0 19	9 18	3 17	16	15	14	13	12 :	11 1	0 9	9 8	7	6	5	4	3	2	1	0
Id										A	λ Α	A	. 4	Α	. Α	. A	Α	Α	Α	Α	Α	A A	۱ ۸	\ <i>A</i>	A	Α	Α	Α	Α	Α	Α	Д
Reset 0x00000001		0	0	0	0) () (0 (0	0 (0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	1
Id RW Field	Value Id	Va	alue	2						D	esc	ript	ior	1																		
A RW CNT								Am	our	nt o	fad	diti	ona	al PV	٧M	pei	riod	s be	etw	een	san	ple	s lo	ade	d							_
										ir	ito (com	npa	re r	egis	ter	(loa	ıd e	ver	/ RE	FRE	SH.C	CNT	+1 [wi	N						
										р	erio	ds)																				
	Continuous	0						Upo	date	e ev	ery	PW	M	peri	iod																	

47.5.18 SEQ[1].ENDDELAY

Address offset: 0x54C



Time added after the sequence

Bi	number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A A A A A A A A A A A A A A
Re	set 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value Description
Α	RW CNT		Time added after the sequence in PWM periods

47.5.19 PSEL.OUT[0]

Address offset: 0x560

Output pin select for PWM channel 0

Bit	number		31	30 2	29 :	28 2	27 :	26 2	25 2	24 2	23 2	2 2:	1 20	19	18	17	16	15	14 1	.3 1	2 1:	l 10	9	8	7	6	5	4	3	2 :	1 0
Id			В																									Α	A	Δ ,	A A
Res	et OxFFFFFFF		1	1	1	1	1	1 :	1	1	1 1	l 1	. 1	1	1	1	1	1	1	1 :	l 1	1	1	1	1	1	1	1	1	1 :	l 1
Id	RW Field	Value Id	Val	lue						ı	Desc	ript	tion																		
Α	RW PIN		[0	.31]						F	Pin n	ıum	ber																		
В	RW CONNECT									(Conr	nect	ion																		
		Disconnected	1							[Disco	onn	ect																		
		Connected	0							(Conr	nect																			

47.5.20 PSEL.OUT[1]

Address offset: 0x564

Output pin select for PWM channel 1

Bit	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	ААААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field	Value Id	Value	Description
Α	RW PIN		[031]	Pin number
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

47.5.21 PSEL.OUT[2]

Address offset: 0x568

Output pin select for PWM channel 2

Bit	number		31 30	29	28	3 27	26	25	24	23	22 2	21 2	0 19	9 18	8 17	' 16	15	14	13 1	12 1	.1 10	9	8	7	6	5	4	3 2	1	0
Id			В																								Α	А А	A	Α
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	1	1	1 1	. 1	. 1	1	1	1	1	1	1 1	1	1	1	1	1	1	1 1	1	1
Id	RW Field	Value Id	Value	:						Des	scrip	otio	n																	
Α	RW PIN		[031	.]						Pin	nur	nbe	r																	
В	RW CONNECT									Cor	nne	ctio	1																	
		Disconnected	1							Dis	con	nect																		
		Connected	0							Cor	nne	ct																		

47.5.22 PSEL.OUT[3]

Address offset: 0x56C

Output pin select for PWM channel 3

Bit nu	umber		31 30	29 2	28 27	26 2	25 2	4 23	22 :	21 20	0 19	18	17 1	6 15	14 1	.3 12	11	10	9 8	3 7	6	5	4	3 2	1	0
Id			В																				A A	4 А	Α	Α
Rese	t OxFFFFFFFF		1 1	1	1 1	1	1 1	l 1	1	1 1	. 1	1	1 1	l 1	1	1 1	1	1	1 :	l 1	1	1	1 :	1 1	1	1
Id	RW Field	Value Id	Value	!				De	scri	ption	,															
Α	RW PIN		[031]		Pin	nun	nber																		



Bit	number		31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			В	ААААА
Res	et 0xFFFFFFF		1 1 1 1 1 1 1 1	$1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1$
Id	RW Field	Value Id	Value	Description
В	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

47.6 Electrical specification

47.6.1 PWM Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
I _{PWM,16MHz}	PWM run current, Prescaler set to DIV_1 (16 MHz), excluding		200		μΑ
	DMA and GPIO				
I _{PWM,8MHz}	PWM run current, Prescaler set to DIV_2 (8 MHz), excluding		150		μΑ
	DMA and GPIO				
I _{PWM,125kHz}	PWM run current, Prescaler set to DIV_128 (125 kHz), excluding		150		μΑ
	DMA and GPIO				



48 SPI — Serial peripheral interface master

The SPI master provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. This section is added for legacy support for now.




Figure 150: SPI master

RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.

48.1 Functional description

The TXD and RXD registers are double-buffered to enable some degree of uninterrupted data flow in and out of the SPI master.

The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.

Table 120: SPI modes

Mode	Clock polarity CPOL	Clock phase CPHA
SPI_MOD	E 0 (Leading)	0 (Active High)
SPI_MOD	0 (Leading)	1 (Active Low)
SPI_MOD	E 1 (Trailing)	0 (Active High)
SPI_MOD	1 (Trailing)	1 (Active Low)

48.1.1 SPI master mode pin configuration

The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins.

This mapping is according to the configuration specified in the PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated SPI master signal is not connected to any physical pin. The PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSELSCK, PSELMOSI, and PSELMISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in *Table 121: GPIO configuration* on page 515 prior to enabling the SPI. The SCK must



always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

Table 121: GPIO configuration

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSELSCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSELMOSI	Output	0
MISO	As specified in PSELMISO	Input	Not applicable

48.1.2 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used.

Disabling a peripheral that has the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 24 for details on peripherals and their IDs.

48.1.3 SPI master transaction sequence

An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register.

Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in *Figure 151: SPI master transaction* on page 516. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.






Figure 151: SPI master transaction

The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number 3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.

The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see *Figure 152: SPI master transaction* on page 516. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.




Figure 152: SPI master transaction



48.2 Registers

Table 122: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x40003000	SPI	SPI0	SPI master 0		Deprecated
0x40004000	SPI	SPI1	SPI master 1		Deprecated
0x40023000	SPI	SPI2	SPI master 2		Deprecated

Table 123: Register Overview

Register	Offset	Description	
EVENTS_READY	0x108	TXD byte sent and RXD byte received	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
ENABLE	0x500	Enable SPI	
PSELSCK	0x508	Pin select for SCK	Deprecated
PSELMOSI	0x50C	Pin select for MOSI	Deprecated
PSELMISO	0x510	Pin select for MISO	Deprecated
PSEL.SCK	0x508	Pin select for SCK	
PSEL.MOSI	0x50C	Pin select for MOSI	
PSEL.MISO	0x510	Pin select for MISO	
RXD	0x518	RXD register	
TXD	0x51C	TXD register	
FREQUENCY	0x524	SPI frequency	
CONFIG	0x554	Configuration register	

48.2.1 INTENSET

Address offset: 0x304

Enable interrupt

Bit number		31 30 29 28	27 26 25	24 23 22 21 20	19 18 :	17 16	15 14	13 12	11 10	9	8 7	6	5	4 3	3 2	1 0
Id															Α	
Reset 0x00000000		0 0 0 0	0 0 0	0 0 0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0	0	0 (0	0 0
Id RW Field	Value Id	Value		Description												
A RW READY			Write	'1' to Enable ir	terrupt f	or REA	ADY e	vent								
				See EVENTS	_READY											
	Set	1	Enable	le												
	Disabled	0	Read:	: Disabled												
	Enabled	1	Read:	: Enabled												

48.2.2 INTENCLR

Address offset: 0x308

Disable interrupt

Bit	number		31	30	29	28	8 2	7 2	6 2	5 2	4 2	3 2	2 2	21 2	20	19	18	1	7 1	6 1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																		Α		
Res	et 0x00000000		0	0	0	0	0) (0 () () (0 (0	0	0	0	0	0) ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW Field	Value Id	Va	alue							D)es	crip	tio	n																					
Α	RW READY										٧	Vrit	e ':	1' t	o D	isa	ble	in	ter	rup	ot f	or	REA	۱D	ev)	ent										
											S	ee	EVI	ENT	s_	RE.	AD	Y																		
		Clear	1								D	isa	ble																							
		Disabled	0								R	lead	d: C	Disa	ble	ed																				
		Enabled	1								R	lead	d: E	na	ble	d																				



48.2.3 ENABLE

Address offset: 0x500

Enable SPI

Bit	number		3	1 30	0 29	9 2	8 2	27 2	26 2	25	24	23	22	21	20	19	18	17	16	15	14 :	13 1	12 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																															Α	A ,	А А
Res	et 0x00000000		0	0	0) (0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	٧	alu	e							De	scri	pti	on																		
Α	RW ENABLE											Ena	able	or	dis	able	SP	l.															
		Disabled	0									Dis	abl	e SI	PI																		
		Enabled	1									Ena	able	SP	1																		

48.2.4 PSELSCK (Deprecated)

Address offset: 0x508 Pin select for SCK

Bit	number		31 30	29	28	27	26	25	24	23	22 2	21 2	0 19	18	17	16	15	14 1	3 1	2 1:	l 10	9	8	7	6	5	4	3 2	2 :	1 0
Id			АА	Α	Α	Α	Α	Α	Α	Α	Α Α	A A	Α	Α	Α	Α	Α	Α	4 Δ	. A	Α	Α	Α	Α	Α	Α	Α	A A	Δ ,	4 А
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1	1 :	1 :	1 1
Id	RW Field	Value Id	Value	:						Des	crip	tior	١.																	
Α	RW PSELSCK		[031	.]						Pin	nun	nber	con	ıfigu	ırati	ion	for:	SPIS	CK :	ign	al									
		Disconnected	0xFFF	FFF	FF					Disc	conr	nect																		

48.2.5 PSELMOSI (Deprecated)

Address offset: 0x50C Pin select for MOSI

Bit	number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id			А	Α	Α	Α	Α	Α	Α	Α	А	A	ΑА		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Res	et 0xFFFFFFF		1	1	1	1	1	1	1	1	1	. 1	1 1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
Id	RW Field	Value Id	Val	ue							Des	cri	ptic	on																			
Α	RW PSELMOSI		[0	31]							Pin	nu	mbe	er c	onf	igu	rati	on	for	SPI	MC	OSI :	sigr	nal									
		Disconnected	0xF	FFF	FFF	F					Disc	cor	nec	t																			

48.2.6 PSELMISO (Deprecated)

Address offset: 0x510 Pin select for MISO

Bit	umber		31 30	29	28	27	26	25	24	23	22 :	21 20	19	18	17	16	15	14	13 1	12 1	1 1	0 9	8 (7	6	5	4	3	2 :	1 0	ı
Id			АА	Α	Α	Α	Α	Α	Α	Α	Α.	ΑА	Α	Α	Α	Α	Α	Α	Α	Α .	4 Α	λ /	Α Δ	A	Α	Α	Α	Α /	Δ ,	4 А	ı
Res	et OxFFFFFFF		1 1	1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	1 1	L 1	. 1	. 1	1	1	1	1 :	1 :	1 1	ı
Id	RW Field	Value Id	Value							Des	crip	otion																			ı
Α	RW PSELMISO		[031]							Pin	nur	nber	con	figu	ırat	ion	for	SPI	MIS	O si	gna	I									Ī
		Disconnected	0xFFFI	FFF	FF					Disc	con	nect																			

48.2.7 PSEL.SCK

Address offset: 0x508 Pin select for SCK

Bit	number		31 30	29	28	27	26	25	24	23	22 2	21 20	0 19	18	17	16	15	14 1	3 12	11	10	9	8	7	6	5	4	3 2	2 1	L 0
Id			АА	Α	Α	Α	Α	Α	Α	Δ	AA	Α Α	Α	Α	Α	Α	Α	Α	A A	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	A A
Res	et 0xFFFFFFF		1 1	1	1	1	1	1	1	1	. 1 :	11	1	1	1	1	1	1	l 1	1	1	1	1	1	1	1	1	1 :	L 1	. 1
Id	RW Field	Value Id	Value	•						Des	crip	tion	1																	
Α	RW PSELSCK		[031	.]						Pin	nun	nber	con	figu	ırati	on	for	SPIS	CK s	igna	ıl									
		Disconnected	0xFFF	FFF	FF					Dis	noo	nect																		



48.2.8 PSEL.MOSI

Address offset: 0x50C Pin select for MOSI

В	t number		31 30	29 2	28 2	27 2	26 2	5 2	4 2	3 22	21 2	20 19	18	17	16	15	14	13 12	2 11	10	9	8	7	6	5	4	3 2	1	0
Id			АА	Α	Α	Α.	A A	\ <i>A</i>	4	АА	АА	Α	Α	Α	Α	Α	Α	A A	Α	Α	Α	Α	Α	Α	Α	A	Д Д	. A	Α
R	set OxFFFFFFF		1 1	1	1	1	1 1	L 1	L	1 1	11	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	1 1	1	1
Id	RW Field	Value Id	Value						D	escr	iptio	n																	
Α	RW PSELMOSI		[031]				Pin	nun	nbe	er co	nfigu	ratio	n fo	r SF	I M	OSI	sigr	nal											
		Disconnected	0xFFFF	FFF	F		Disc	oni	nec	t																			

48.2.9 PSEL.MISO

Address offset: 0x510 Pin select for MISO

Bit	number		31 30	29 2	28 2	27 2	26 2	25 :	24 :	23 2	22 2	21 2	0 19	9 18	3 17	16	15	14	13 :	12 :	11 1	0 9	9 (3 7	6	5	4	3	2	1	0
Id			АА	Α	Α	Α.	A ,	Α	Α	Α	A	4 A	Α	. Α	. A	Α	Α	Α	Α	Α	A A	Δ Α	۱ ۸	A	. A	Α	Α	Α	Α	A	Δ
Res	et OxFFFFFFF		1 1	1	1	1	1	1	1	1	1 :	1 1	1	. 1	1	1	1	1	1	1	1 :	1 1	L 1	1	1	1	1	1	1	1	1
Id	RW Field	Value Id	Value						ı	Des	crip	tio	n																		
Α	RW PSELMISO		[031]				Pin	nu	mb	er c	onf	igur	atio	n f	or SI	PI N	IISC	sig	nal												Τ
		Disconnected	0xFFFF	FFF	F		Dis	cor	nne	ct																					

48.2.10 RXD

Address offset: 0x518

RXD register

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id		A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A R RXD		RX data received. Double buffered

48.2.11 TXD

Address offset: 0x51C

TXD register

Bit nu	mber		31	30	29 2	28 27	7 26	25	24	23 2	2 2	1 20	0 19	18	17	16	15 :	14 1	3 12	11	10	9	8	7	6	5 4	4 3	2	1	0
Id																								Α	Α	A A	4 Δ	A	Α	Α
Reset	0x0000000		0	0	0	0 0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0
Id	RW Field	Value Id	Va	lue						Des	crip	tion	1																	
Α	RW TXD						T)	(da	ta t	se	nd. I	Dou	ıble	buf	fere	d														

48.2.12 FREQUENCY

Address offset: 0x524

SPI frequency

Bit number		30 29 28 27 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A	$ \hbox{A }\hbox{A }\hbox{A }\hbox{A }\hbox{A }\hbox{A }\hbox{A }A $
Reset 0x04000000		0 0 0 0 1 0 0 0000 0 0	$0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0$
Id RW Field	Value Id	ue Description	
A RW FREQUENCY		SPI master data rate	e
	K125	2000000 125 kbps	
	K250	4000000 250 kbps	
	K500	8000000 500 kbps	
	M1	0000000 1 Mbps	
	K125 K250 K500	SPI master data rate 2000000 125 kbps 4000000 250 kbps 8000000 500 kbps	e



Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20	0 19 18 17 16 15 14 13	12 11 10 9 8 7	6 5 4 3 2 1 0
Id		AAAAA	A A A A AAAA	A A A A A A	AAAAAA	A A A A A A
Reset 0x04000000		0 0 0 0 0	1 0 0 0000	0 0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0
Id RW Field	Value Id	Value	Description	ı		
	M2	0x20000000	2 Mbps			
	M4	0x40000000	4 Mbps			
	M8	0x80000000	8 Mbps			

48.2.13 CONFIG

Address offset: 0x554 Configuration register

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	СВА
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A RW ORDER	Bit order
MsbFirst	0 Most significant bit shifted out first
LsbFirst	1 Least significant bit shifted out first
B RW CPHA	Serial clock (SCK) phase
Leading	O Sample on leading edge of clock, shift serial data on trailing
	edge
Trailing	1 Sample on trailing edge of clock, shift serial data on leading
	edge
C RW CPOL	Serial clock (SCK) polarity
ActiveHigh	0 Active high
ActiveLow	1 Active low

48.3 Electrical specification

48.3.1 SPI master interface

Symbol	Description		Min.	Тур.	Max.	Units
f _{SPI}	Bit rates for SPI ³⁹	8 ⁴⁰			Mbps	
I _{SPI,2Mbps}	Run current for SPI, 2 Mbps				50	μΑ
I _{SPI,8Mbps}	Run current for SPI, 8 Mbps				50	μΑ
I _{SPI,IDLE}	Idle current for SPI (STARTed, no CSN activity)			<1		μΑ
t _{SPI,START,LP}	Time from writing TXD register to transmission started,	low		t _{SPI,STAR}	D,T	μs
	power mode			+		
				t _{START_H}	FIN	
t _{SPI,START,CL}	Time from writing TXD register to transmission started,	constant		1		μs
	latency mode					

48.3.2 Serial Peripheral Interface (SPI) Master timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{SPI,CSCK,8Mbps}	SCK period at 8Mbps		125		ns
t _{SPI,CSCK,4Mbps}	SCK period at 4Mbps		250		ns
t _{SPI,CSCK,2Mbps}	SCK period at 2Mbps		500		ns
t _{SPI,RSCK,LD}	SCK rise time, low drive ^a			t _{RF,25pF}	
t _{SPI,RSCK,HD}	SCK rise time, high drive ^a			t _{HRF,25pF}	
t _{SPI,FSCK,LD}	SCK fall time, low drive ^a			t _{RF,25pF}	
$t_{\text{SPI,FSCK,HD}}$	SCK fall time, high drive ^a			t _{HRF,25pF}	

³⁹ Higher bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

⁴⁰ The actual maximum data rate depends on the slave's CLK to MISO and MOSI setup and hold timings.

^a At 25pF load, including GPIO capacitance, see GPIO spec.



Symbol	Description		Min.	Тур.	Max.	Units
t _{SPI,WHSCK}	SCK high time ^a		(0.5*t _{cs}	ск)		
			- t _{RSCK}			
t _{SPI,WLSCK}	SCK low time ^a	(0.5*t _{CSCK})				
			- t _{FSCK}			
t _{SPI,SUMI}	MISO to CLK edge setup time		19			ns
t _{SPI,HMI}	CLK edge to MISO hold time	18	ns			
t _{SPI,VMO}	CLK edge to MOSI valid				59	ns
t _{SPI,HMO}	MOSI hold time after CLK edge	20	ns			




Figure 153: SPI master timing diagram



49 TWI — I²C compatible two-wire interface

The TWI master is compatible with I²C operating at 100 kHz and 400 kHz.




Figure 154: TWI master's main features

49.1 Functional description

This TWI master is not compatible with CBUS. The TWI transmitter and receiver are single buffered.

See, Figure 154: TWI master's main features on page 522.

A TWI setup comprising one master and three slaves is illustrated in *Figure 155: A typical TWI setup comprising one master and three slaves* on page 522. This TWI master is only able to operate as the only master on the TWI bus.




Figure 155: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

49.2 Master mode pin configuration

The different signals SCL and SDA associated with the TWI master are mapped to physical pins according to the configuration specified in the PSELSCL and PSELSDA registers respectively.

If a value of 0xFFFFFFF is specified in any of these registers, the associated TWI master signal is not connected to any physical pin. The PSELSCL and PSELSDA registers and their configurations are only used



as long as the TWI master is enabled, and retained only as long as the device is in ON mode. PSELSCL and PSELSDA must only be configured when the TWI is disabled.

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in *Table 124: GPIO configuration* on page 523.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

Table 124: GPIO configuration

TWI master signal	TWI master pin	Direction	Drive strength	Output value
SCL	As specified in PSELSCL	Input	S0D1	Not applicable
SDA	As specified in PSELSDA	Input	SOD1	Not applicable

49.3 Shared resources

The TWI shares registers and other resources with other peripherals that have the same ID as the TWI.

Therefore, you must disable all peripherals that have the same ID as the TWI before the TWI can be configured and used. Disabling a peripheral that has the same ID as the TWI will not reset any of the registers that are shared with the TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it operates correctly.

The Instantiation table in *Instantiation* on page 24 shows which peripherals have the same ID as the TWI.

49.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes that are written to the TXD register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave. A TXDSENT event will be generated each time the TWI master has clocked out a TXD byte, and the associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered, and a second byte can only be written to the TXD register after the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the TXDSENT event has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in *Figure 156: The TWI master writing data to a slave* on page 524. Occurrence 3 in the figure illustrates delayed processing of the TXDSENT event associated with TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the slave.






Figure 156: The TWI master writing data to a slave

The TWI master write sequence is stopped when the STOP task is triggered whereupon the TWI master will generate a stop condition on the TWI bus.

49.5 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1).

The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit the TWI slave will send data to the master using the clock generated by the master.

The TWI master will generate a RXDRDY event every time a new byte is received in the RXD register.

After receiving a byte, the TWI master will delay sending the ACK/NACK bit by stretching the clock until the CPU has extracted the received byte, that is, by reading the RXD register.

The TWI master read sequence is stopped by triggering the STOP task. This task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the stop condition.

A typical TWI master read sequence is illustrated in *Figure 157: The TWI master reading data from a slave* on page 525. Occurrence 3 in this figure illustrates delayed processing of the RXDRDY event associated with RXD byte B. In this scenario the TWI master will stretch the clock to prevent the slave from overwriting the contents of the RXD register.






Figure 157: The TWI master reading data from a slave

49.6 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes one byte to the slave followed by reading M bytes from the slave. Any combination and number of transmit and receive sequences can be combined in this fashion. Only one shortcut to STOP can be enabled at any given time.

The figure below illustrates a repeated start sequence where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between.




Figure 158: A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between



To generate a repeated start after a read sequence, a second start task must be triggered instead of the STOP task, that is, STARTRX or STARTTX. This start task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the repeated start condition.

49.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

49.8 Registers

Table 125: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x40003000	TWI	TWI0	Two-wire interface master 0		Deprecated
0x40004000	TWI	TWI1	Two-wire interface master 1		Deprecated

Table 126: Register Overview

Register	Offset	Description
TASKS_STARTRX	0x000	Start TWI receive sequence
TASKS_STARTTX	0x008	Start TWI transmit sequence
TASKS_STOP	0x014	Stop TWI transaction
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_RXDREADY	0x108	TWI RXD byte received
EVENTS_TXDSENT	0x11C	TWI TXD byte sent
EVENTS_ERROR	0x124	TWI error
EVENTS_BB	0x138	TWI byte boundary, generated before each byte that is sent or received
EVENTS_SUSPENDED	0x148	TWI entered the suspended state
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWI
PSELSCL	0x508	Pin select for SCL
PSELSDA	0x50C	Pin select for SDA
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	TWI frequency
ADDRESS	0x588	Address used in the TWI transfer

49.8.1 SHORTS

Address offset: 0x200

Shortcut register

Bit number		31	30	29	28	3 27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
Id																															В	Α
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
Id RW Field	Value Id	Wa	lue							Do	ccr	inti	on																			

A RW BB_SUSPEND

Shortcut between BB event and SUSPEND task



Bit	number		31 30 29 28 2	7 26 25 2	4 23 22 21	20 19	18 17	7 16	15	14 13	3 12	11 10	9	8	7	6 5	5 4	3	2	1 0
Id																				В А
Res	et 0x00000000		0 0 0 0	0000	0 0 0	0 0	0 0	0	0	0 0	0	0 0	0	0	0	0 (0	0	0	0 0
Id	RW Field	Value Id	Value		Descript	ion														
					See <i>EVEI</i>	NTS_BB	and 7	ASKS	s_su	JSPEI	ND									
		Disabled	0	Disable	shortcut															
		Enabled	1	Enable	shortcut															
В	RW BB_STOP				Shortcut	betwe	en BB	even	nt ar	nd ST	OP ta	sk								
					See EVEN	NTS_BB	and 7	ASKS	5_57	ОР										
		Disabled	0		Disable s	hortcu	t													
		Enabled	1		Enable sl	nortcut														

49.8.2 INTENSET

Address offset: 0x304

Enable interrupt

Enable interrupt	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ld	F E D C B A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field Value Id	d Value Description
A RW STOPPED	Write '1' to Enable interrupt for STOPPED event
	See EVENTS_STOPPED
Set	1 Enable
Disabled	d 0 Read: Disabled
Enabled	1 Read: Enabled
B RW RXDREADY	Write '1' to Enable interrupt for RXDREADY event
	See EVENTS_RXDREADY
Set	1 Enable
Disabled	
Enabled	d 1 Read: Enabled
C RW TXDSENT	Write '1' to Enable interrupt for TXDSENT event
	See EVENTS_TXDSENT
Set	1 Enable
Disabled	
Enabled	
D RW ERROR	Write '1' to Enable interrupt for ERROR event
C-4	See EVENTS_ERROR
Set Disableo	1 Enable d 0 Read: Disabled
Enabled	
E RW BB	Write '1' to Enable interrupt for BB event
55	
	See EVENTS_BB
Set	1 Enable
Disabled	
Enabled	
F RW SUSPENDED	Write '1' to Enable interrupt for SUSPENDED event
	See EVENTS_SUSPENDED
Set	1 Enable
Disabled	
Enabled	d 1 Read: Enabled

49.8.3 INTENCLR

Address offset: 0x308 Disable interrupt



	number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		F E D C B A
Res	set 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field Value Id	Value Description
Α	RW STOPPED	Write '1' to Disable interrupt for STOPPED event
		See EVENTS_STOPPED
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
В	RW RXDREADY	Write '1' to Disable interrupt for RXDREADY event
		See EVENTS_RXDREADY
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
С	RW TXDSENT	Write '1' to Disable interrupt for TXDSENT event
		See EVENTS_TXDSENT
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
D	RW ERROR	Write '1' to Disable interrupt for ERROR event
		See EVENTS_ERROR
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
Ε	RW BB	Write '1' to Disable interrupt for BB event
		See EVENTS_BB
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled
F	RW SUSPENDED	Write '1' to Disable interrupt for SUSPENDED event
		See EVENTS_SUSPENDED
	Clear	1 Disable
	Disabled	0 Read: Disabled
	Enabled	1 Read: Enabled

49.8.4 ERRORSRC

Address offset: 0x4C4

Error source

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	СВА
Reset 0x00000000	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field Value Id	Value Description
A RW OVERRUN	Overrun error
	A new byte was received before previous byte got read by
	software from the RXD register. (Previous data is lost)
NotPresent	0 Read: no overrun occured
Present	1 Read: overrun occured
Clear	1 Write: clear error on writing '1'
B RW ANACK	NACK received after sending the address (write '1' to clear)
NotPresent	0 Read: error not present
Present	1 Read: error present
Clear	1 Write: clear error on writing '1'
C RW DNACK	NACK received after sending a data byte (write '1' to clear)
NotPresent	0 Read: error not present



Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			СВА
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
	Present	1	Read: error present
	Clear	1	Write: clear error on writing '1'

49.8.5 ENABLE

Address offset: 0x500

Enable TWI

Bit number		31 30 29 28 27	['] 26 25 24 23 22 21 20 19 18	17 16 15 14 13	3 12 11 10 9 8	7 6 5 4	3 2 1 0
Id							A A A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0	0 0 0 0
Id RW Field	Value Id	Value	Description				
A RW ENABLE							
A KW ENABLE			Enable or disable TWI				
A KW ENABLE	Disabled	0	Enable or disable TWI Disable TWI				

49.8.6 PSELSCL

Address offset: 0x508 Pin select for SCL

Bit	number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			AA A A A	A A A A A A A A A A A A A A A A A A A
Res	et 0xFFFFFFF		1 1 1 1 1	1 1 1 1111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field	Value Id	Value	Description
Α	RW PSELSCL		[031]	Pin number configuration for TWI SCL signal

49.8.7 PSELSDA

Address offset: 0x50C Pin select for SDA

Bit n	umber		31 30 2	29 2	28 2	7 2	6 25	24	23	22 2	21 20	19	18	17	16 1	15 :	14 1	3 12	11	10	9	8	7	6	5 4	4 3	2	1	0
Id			АА	Α.	A A	Δ Α	A A	Α	А	A A	A A	Α	Α	Α	Α	Α	A A	4 A	Α	Α	Α	Α	Α	Α	A A	4 Α	Α.	Α	Α
Rese	t OxFFFFFFF		1 1	1	1 1	1 1	l 1	1	1	1 1	۱1	1	1	1	1	1	1 :	1 1	1	1	1	1	1	1	1 :	1 1	1	1	1
Id	RW Field	Value Id	Value						Des	crip	tion																		
Α	RW PSELSDA		[031]			F	Pin n	num	ber o	conf	figura	tior	ı foı	r TV	VI S	DA	sign	al											
		Disconnected	0xFFFFI	FFFI	F	[Disco	onn	ect																				

49.8.8 RXD

Address offset: 0x518

RXD register

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Id					A A A A A A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A R RXD			RXD register		

49.8.9 TXD

Address offset: 0x51C

TXD register



Bit	number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 :	17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id						A A A A A A A
Re	set 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description		
Α	RW TXD			TXD register		

49.8.10 FREQUENCY

Address offset: 0x524

TWI frequency

Bit	number		33	1 30	29	28	27	26	25	24	23	22	21 2	0 1	9 1	3 17	7 16	15	14	13	12 1	11 1	9	8	7	6	5	4	3	2	1 0
Id				ΑА	Α	Α	Α	Α	Α	Α	1	AΑ	АА	Α	. Δ	A	Α	Α	Α	Α	Α.	A A	A	Α	Α	Α	Α	Α	Α	Α.	А А
Re	et 0x04000000		0	0	0	0	0	1	0	0	(0	0 0	C	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0
Id	RW Field	Value Id	Va	alue							De	scri	ptio	1																	
Α	RW FREQUENCY										ΤW	/I m	aste	r clo	ck :	freq	uer	су													
		K100	0>	x019	980	000)				10) kt	ps																		
		K250	0>	x040	000	000)				25) kt	ps																		
		K400	0>	x066	680	000)				40) kb	ps (a	ctu	al r	ate 4	410	.25	6 kb	ps)											

49.8.11 ADDRESS

Address offset: 0x588

Address used in the TWI transfer

Bit number		31 30 29 28 27 20	6 25 24 23 22 21 20 19 18 17	16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
Id					A A A A A A
Reset 0x00000000		0 0 0 0 0 0	000000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description		
A RW ADDRESS			Address used in the TM	VI transfer	

49.9 Electrical specification

49.9.1 TWI interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWI}	Bit rates for TWI ⁴¹	100		400	kbps
I _{TWI,100kbps}	Run current for TWI, 100 kbps		50		μΑ
I _{TWI,400kbps}	Run current for TWI, 400 kbps		50		μΑ
t _{TWI,START,LP}	Time from STARTRX/STARTTX task to transmission started, Low		t _{TWI,STAF}	RT,	μs
	power mode		+		
			t _{START_H}	FI	
t _{TWI,START,CL}	Time from STARTRX/STARTTX task to transmission started,		1.5		μs
	Constant latency mode				

49.9.2 Two Wire Interface (TWI) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWI,SCL,100kbps}	SCL clock frequency, 100 kbps		100		kHz
f _{TWI,SCL,250kbps}	SCL clock frequency, 250 kbps		250		kHz
f _{TWI,SCL,400kbps}	SCL clock frequency, 400 kbps		400		kHz
t _{TWI,SU_DAT}	Data setup time before positive edge on SCL – all modes	300			ns
t _{TWI,HD_DAT}	Data hold time after negative edge on SCL – all modes	500			ns
t _{TWI,HD_STA,100kbps}	TWI master hold time for START and repeated START condition,	10000			ns
	100 kbps				

⁴¹ Higher bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.



Symbol	Description	Min.	Тур.	Max.	Units
t _{TWI,HD_STA,250kbps}	TWI master hold time for START and repeated START condition,	4000			ns
	250kbps				
$t_{TWI,HD_STA,400kbps}$	TWI master hold time for START and repeated START condition,	2500			ns
	400 kbps				
$t_{TWI,SU_STO,100kbps}$	TWI master setup time from SCL high to STOP condition, 100	5000			ns
	kbps				
t _{TWI,SU_STO,250kbps}	TWI master setup time from SCL high to STOP condition, 250	2000			ns
	kbps				
$t_{TWI,SU_STO,400kbps}$	TWI master setup time from SCL high to STOP condition, 400	1250			ns
	kbps				
t _{TWI,BUF,100kbps}	TWI master bus free time between STOP and START conditions,	5800			ns
	100 kbps				
t _{TWI,BUF,250kbps}	TWI master bus free time between STOP and START conditions,	2700			ns
	250 kbps				
t _{TWI,BUF,400kbps}	TWI master bus free time between STOP and START conditions,	2100			ns
	400 kbps				




Figure 159: TWI timing diagram, 1 byte transaction



50 UART — Universal asynchronous receiver/ transmitter




Figure 160: UART configuration

50.1 Functional description

Listed here are the main features of UART.

The UART implements support for the following features:

- · Full-duplex operation
- · Automatic flow control
- Parity checking and generation for the 9th data bit

As illustrated in *Figure 160: UART configuration* on page 532, the UART uses the TXD and RXD registers directly to transmit and receive data. The UART uses one stop bit.

50.2 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSELRXD, PSELRTS, and PSELTXD registers respectively.

If a value of 0xFFFFFFFF is specified in any of these registers, the associated UART signal will not be connected to any physical pin. The PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers and their configurations are only used as long as the UART is enabled, and retained only for the duration the device is in ON mode. PSELRXD, PSELCTS, PSELRTS and PSELTXD must only be configured when the UART is disabled.

To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in *Pin configuration* on page 532.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

Table 127: GPIO configuration

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1



50.3 Shared resources

The UART shares registers and other resources with other peripherals that have the same ID as the UART.

Therefore, you must disable all peripherals that have the same ID as the UART before the UART can be configured and used. Disabling a peripheral that has the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See the Instantiation table in *Instantiation* on page 24 for details on peripherals and their IDs.

50.4 Transmission

A UART transmission sequence is started by triggering the STARTTX task.

Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted the UART will generate a TXDRDY event after which a new byte can be written to the TXD register. A UART transmission sequence is stopped immediately by triggering the STOPTX task.

If flow control is enabled a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as illustrated in *Figure 161: UART transmission* on page 533. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended. For more information, see *Suspending the UART* on page 534.




Figure 161: UART transmission

50.5 Reception

A UART reception sequence is started by triggering the STARTRX task.

The UART receiver chain implements a FIFO capable of storing six incoming RXD bytes before data is overwritten. Bytes are extracted from this FIFO by reading the RXD register. When a byte is extracted from the FIFO a new byte pending in the FIFO will be moved to the RXD register. The UART will generate an RXDRDY event every time a new byte is moved to the RXD register.

When flow control is enabled, the UART will deactivate the RTS signal when there is only space for four more bytes in the receiver FIFO. The counterpart transmitter is therefore able to send up to four bytes after the RTS signal is deactivated before data is being overwritten. To prevent overwriting data in the FIFO, the counterpart UART transmitter must therefore make sure to stop transmitting data within four bytes after the RTS line is deactivated.



The RTS signal will first be activated again when the FIFO has been emptied, that is, when all bytes in the FIFO have been read by the CPU, see *Figure 162: UART reception* on page 534.

The RTS signal will also be deactivated when the receiver is stopped through the STOPRX task as illustrated in *Figure 162: UART reception* on page 534. The UART is able to receive four to five additional bytes if they are sent in succession immediately after the RTS signal has been deactivated. This is possible because the UART is, even after the STOPRX task is triggered, able to receive bytes for an extended period of time dependent on the configured baud rate. The UART will generate a receiver timeout event (RXTO) when this period has elapsed.

To prevent loss of incoming data the RXD register must only be read one time following every RXDRDY event.

To secure that the CPU can detect all incoming RXDRDY events through the RXDRDY event register, the RXDRDY event register must be cleared before the RXD register is read. The reason for this is that the UART is allowed to write a new byte to the RXD register, and therefore can also generate a new event, immediately after the RXD register is read (emptied) by the CPU.




Figure 162: UART reception

As indicated in occurrence 2 in the figure, the RXDRDY event associated with byte B is generated first after byte A has been extracted from RXD.

50.6 Suspending the UART

The UART can be suspended by triggering the SUSPEND task.

SUSPEND will affect both the UART receiver and the UART transmitter, i.e. the transmitter will stop transmitting and the receiver will stop receiving. UART transmission and reception can be resumed, after being suspended, by triggering STARTTX and STARTRX respectively.

Following a SUSPEND task, an ongoing TXD byte transmission will be completed before the UART is suspended.

When the SUSPEND task is triggered, the UART receiver will behave in the same way as it does when the STOPRX task is triggered.

50.7 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.



50.8 Using the UART without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.

50.9 Parity configuration

When parity is enabled, the parity will be generated automatically from the even parity of TXD and RXD for transmission and reception respectively.

50.10 Registers

Table 128: Instances

Base address	Peripheral	Instance	Description	Configuration	
0x40002000	UART	UART0	Universal Asynchronous Receiver/		Deprecated
			Transmitter		

Table 129: Register Overview

Register	Offset	Description
TASKS_STARTRX	0x000	Start UART receiver
TASKS_STOPRX	0x004	Stop UART receiver
TASKS_STARTTX	0x008	Start UART transmitter
TASKS_STOPTX	0x00C	Stop UART transmitter
TASKS_SUSPEND	0x01C	Suspend UART
EVENTS_CTS	0x100	CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108	Data received in RXD
EVENTS_TXDRDY	0x11C	Data sent from TXD
EVENTS_ERROR	0x124	Error detected
EVENTS_RXTO	0x144	Receiver timeout
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable UART
PSELRTS	0x508	Pin select for RTS
PSELTXD	0x50C	Pin select for TXD
PSELCTS	0x510	Pin select for CTS
PSELRXD	0x514	Pin select for RXD
RXD	0x518	RXD register
TXD	0x51C	TXD register
BAUDRATE	0x524	Baud rate
CONFIG	0x56C	Configuration of parity and hardware flow control

50.10.1 SHORTS

Address offset: 0x200 Shortcut register

Value Id

A RW CTS_STARTRX

ld RW Field

Shortcut between CTS event and STARTRX task

Description



Bit	number		31 30 29 28 2	7 26 25 2	4 23	22 21	. 20	19	18	17 1	.6 15	5 14	13	12	11	10	9	8	7	6	5	4	3 :	2 1	. 0
Id																						В	A		
Res	et 0x00000000		0 0 0 0	0 0	0 0	0 0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0
Id	RW Field	Value Id	Value		De	scripti	ion																		
					See	EVEN	VTS_	_CTS	and	d TA	SKS_	ST	4RT	RX											
		Disabled	0	Disable	shor	tcut																			
		Enabled	1	Enable	shor	tcut																			
В	RW NCTS_STOPRX				Sho	ortcut	bet	wee	n N	CTS	evei	nt a	nd S	STOI	PRX	tasl	k								
					See	EVEN	NTS_	NC	TS a	nd 7	ASK.	s_s	TOP	PRX											
		Disabled	0		Dis	able s	hor	tcut																	
		Enabled	1		Ena	able sh	nort	cut																	

50.10.2 INTENSET

Address offset: 0x304 Enable interrupt

Litable II	'																									
Bit number			31	30 29	28 2	7 26 2	25 24	- 23	22 21	20 1	19 18		16	15 :	14 1	.3 1	2 11	10				5 5	4	3		
Id												F							Ε		D				С	ВА
Reset 0x0000	00000		0	0 0	0 (0 0	0 0	0	0 0	0	0 0	0	0	0	0	0 0	0	0	0	0	0 () (0	0	0	0 (
Id RW Fiel	ld	Value Id	Val	ue				De	scriptio	on																
A RW CT	rs							Wr	rite '1' t	o Er	able	inte	erru	pt fo	or C	TS e	vent									
								See	e <i>EVEN</i>	TS_0	CTS															
		Set	1					Ena	able																	
		Disabled	0					Rea	ad: Disa	able	d															
		Enabled	1					Rea	ad: Ena	bled	ŀ															
B RW NO	CTS							Wr	rite '1' t	o Er	able	inte	rru	pt fo	or N	CTS	evei	nt								
								See	e <i>EVEN</i>	TS_I	vcts															
		Set	1					Ena	able																	
		Disabled	0					Rea	ad: Disa	able	d															
		Enabled	1					Rea	ad: Ena	bled	ł															
C RW RX	KDRDY							Wr	rite '1' t	o Er	able	inte	rru	pt fo	or R	XDR	DY e	vent	t							
								See	e <i>EVEN</i>	TS_F	RXDR	DY														
		Set	1					Ena	able																	
		Disabled	0					Rea	ad: Disa	able	d															
		Enabled	1					Rea	ad: Ena	bled	ł															
D RW TX	(DRDY							Wr	rite '1' t	o Er	able	inte	rru	pt fo	or TX	KDRI	DY e	vent	t							
								See	e <i>EVEN</i>	TS_1	TXDR	DY														
		Set	1					Ena	able																	
		Disabled	0					Rea	ad: Disa	able	d															
		Enabled	1					Rea	ad: Ena	bled	t															
E RW EF	RROR							Wr	rite '1' t	o Er	able	inte	erru	pt fo	or El	RRO	R ev	ent								
								See	e <i>EVEN</i>	TS_E	RRC)R														
		Set	1					Ena	able																	
		Disabled	0					Rea	ad: Disa	able	d															
		Enabled	1					Rea	ad: Ena	bled	t															
F RW R	KTO							Wr	rite '1' t	o Er	able	inte	rru	pt fo	or R	хто	eve	nt								
								See	e <i>EVEN</i>	TS_F	RXTO)														
		Set	1					Ena	able																	
		Disabled	0					Rea	ad: Disa	able	d															
		Enabled	1					Rea	ad: Ena	bled	ł															

50.10.3 INTENCLR

Address offset: 0x308 Disable interrupt



Bit number		31 30	29	28	27 2	26 2	5 24	4 23	3 22 2:	1 2	0 1	.9 18		16	15	14	13 1	2 11	10				6	5 -	4 3			
Id													F							Ε		D						A
Reset 0x000000				0	0	0 (0 0		0 0			0 0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0	0	0
Id RW Field	Value Id	Valu	е						escript							_												
A RW CTS								W	Vrite '1	' to	Dis	sabl	e int	erri	upt 1	or (CTS e	ven	t									
								Se	ee <i>EVE</i>	NT.	s_c	TS																
	Clear	1						D	isable																			
	Disabled	0						Re	ead: Di	isal	bled	t																
	Enabled	1						Re	ead: Er	nab	oled																	
B RW NCTS								W	Vrite '1	' to	Dis	sabl	e int	errı	upt 1	or I	NCTS	eve	ent									
								Se	ee <i>EVE</i>	NT.	'S_N	ICTS																
	Clear	1						D	isable																			
	Disabled	0						Re	ead: Di	isal	bled	t																
	Enabled	1						Re	ead: Er	nab	oled																	
C RW RXDR	DY							W	Vrite '1	' to	Dis	sabl	e int	erri	upt 1	or F	RXDF	DY	even	t								
								Se	ee <i>EVE</i>	NT	'S R	XDF	אחצ															
	Clear	1							isable		J_/\	,,,,,,,																
	Disabled	0							ead: Di	isal	bled	d																
	Enabled	1							ead: Er																			
D RW TXDR	DY							W	Vrite '1	' to	Dis	sable	e int	erri	upt 1	or 1	XDR	DY	even	t								
	Clear	1							ee <i>EVE</i> isable	IV I .	S_1	XUH	IJΥ															
	Disabled	0							ead: Di	ical	bloc	1																
	Enabled	1							ead: Er																			
E RW ERRO		•							Vrite '1				e int	erri	upt 1	or E	RRC)R e	vent									
	Classic	4							ee <i>EVE</i>	NI.	5_E	KKC	JΚ															
	Clear Disabled	1							isable ead: Di	:1	blor	J																
		1																										
F RW RXTO	Enabled	1							ead: Er Vrite '1				o int	orr	ınt f	or	YTC	۱ ۵۷	n+									
I NW NATO								VV	viite 1	ιο	נוט כ	auli	= 1111	em	upt I	OI I	MIC	eve	-III									
									ee <i>EVE</i>	NT.	S_R	XTC)															
	Clear	1							isable																			
	Disabled	0							ead: Di																			
	Enabled	1						Re	ead: Er	nab	oled																	

50.10.4 ERRORSRC

Address offset: 0x480

Error source

Bit	numbe	r		31	30 2	29 :	28 2	27 2	26 2	5 24	4 23	22	21 2	20 2	19 1	18 :	L7 1	16 1	.5 1	4 1	13 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id																													1	ОС	В	Α
Res	et 0x0	0000000		0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Val	ue						De	scri	ptio	n																		
Α	RW	OVERRUN									Ov	erru	ın ei	rror	r																	
											A s	tart	bit	is re	ecei	ived	l wł	nile	the	pre	evio	us c	data	still	lies	in	RXE).				
													ous (
																	•															
			NotPresent	0							Rea	ad:	erro	r no	ot p	res	ent															
			Present	1							Rea	ad:	erro	r pr	rese	ent																
В	RW	PARITY									Par	rity	erro	r																		
											A C	cnar	acte	r w	itn	bac	ра	rity	ıs r	ece	eive	a, it	HW	par	ity c	cne	CK IS	•				
											ena	able	d.																			
			NotPresent	0							Rea	ad:	erro	r no	ot p	res	ent															
			Present	1							Rea	ad:	erro	r pr	rese	ent																
С	RW	FRAMING									Fra	amir	ng er	ror	oco	curi	ed															



Bit number		31	30	29	28 :	27	26	25	24	23	22	21	20	19	18	17	' 16	5 15	5 1	4 13	3 12	11	10	9	8	7	6	5	4 3	2	1	0
Id																													[) C	В	Α
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(0	0	0	0	0	0	0	0	0	0 (0	0	0
Id RW Field	Value Id	Va	lue							De	scr	ipti	on																			
										Α١	/alio	d st	op l	oit i	s n	ot c	det	ecte	ed	on t	he s	eri	al da	ata	inpı	ut a	fter	all				
										bit	s in	a c	har	act	er l	nav	e b	eer	ı re	cei	/ed											
	NotPresent	0					Re	ad:	er:	ror	no	t pr	ese	nt																		
	Present	1					Re	ad:	er:	ror	pre	ser	nt																			
D RW BREAK										Br	eak	cor	dit	ion																		
										Th	e se	eria	l da	ta i	npı	ut is	s '0'	fo	r lo	nge	r th	an 1	he	len	gth	of a	dat	a				
										fra	me	. (T	he (data	a fr	am	e le	ngi	th i	s 10	bit	s wi	tho	ut p	arit	ty b	it, a	nd				
										11	bit	s w	th	par	ity	bit.).															
	NotPresent	0								Re	ad:	err	or r	ot	pre	ser	nt															
	Present	1								Re	ad:	err	or p	ores	en	t																

50.10.5 ENABLE

Address offset: 0x500

Enable UART

Bit number		31 30 29 28 2	['] 26 25 24 23 22 21 20 19 18 1	17 16 15 14 13	12 11 10 9 8	7 6 5 4	3 2 1 0
Id							A A A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0 0	0 0 0 0	0 0 0 0
Id RW Field	Value Id	Value	Description				
A RW ENABLE			Enable or disable UART				
	Disabled	0	Disable UART				
	Enabled	4	Enable UART				

50.10.6 PSELRTS

Address offset: 0x508 Pin select for RTS

Bit	umber		31 30	29	28	27	26	25	24 2	23 2	22 2	1 20	19	18	17	16	15	14	13	12 :	11 1	.0	9	8	7	6	5	4	3	2	1 0
Id			АА	Α	Α	Α	Α	Α	Α	Α	ΑА	A	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Δ.	Α	Α	Α	Α	Α	Α	Α .	Α.	А А
Res	et OxFFFFFFF		1 1	1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
Id	RW Field	Value Id	Value							Des	crip	tion																			
Α	RW PSELRTS		[031]]			Pin	nu	mb	er c	onf	igura	tior	n fo	r U	٩RT	RTS	S sig	nal												
		Disconnected	0xFFF	FFFF	F		Dis	cor	nne	ct																					

50.10.7 PSELTXD

Address offset: 0x50C Pin select for TXD

Bit	number			31 30	29	28 :	27 :	26 2	25 2	24 2	23 2	2 21	1 20	19	18	17	16	15 :	14 1	3 12	11	10	9	8	7	6	5 4	4 3	2	1	0
Id				АА	Α	Α	Α	A	Α	Α	Α	ΑА	Α	Α	Α	Α	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α	A A	4 Δ	A	Α	Α
Res	et 0xFFFF	FFFF		1 1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1 :	l 1	1	1	1	1	1	1	1 :	1 1	. 1	1	1
Id	RW Fie	ld	Value Id	Value						0	Desc	ript	ion																		
Α	RW PS	ELTXD		[031]				Pin	nu	mbe	er c	onfi	gurat	tion	for	UA	RT	TXD	sig	nal											
			Disconnected	0xFFFF	FFF	F		Dis	cor	nec	ct																				

50.10.8 PSELCTS

Address offset: 0x510 Pin select for CTS



Bit	number		31 3	29	28	3 27	7 26	25	24	23	22 2	21 2	0 19	18	17	16	15	14 1	3 12	11	10	9	8	7	6	5	4	3 2	1	0
Id			A A	A	. A	Α	Α	Α	Α	А	Α Α	4 A	Α	Α	Α	Α	Α	A	A A	Α	Α	Α	Α	Α	Α	Α	A	А А	Α	Α
Res	et OxFFFFFFF		1 1	. 1	1	1	1	1	1	1	1:	1 1	1	1	1	1	1	1	l 1	1	1	1	1	1	1	1	1	1 1	1	1
Id	RW Field	Value Id	Valu	е						Des	crip	tior	,																	
Α	RW PSELCTS		[03	L]			Pi	in n	umb	er (conf	igur	atio	n fo	r U	٩RT	CTS	sigi	al											
		Disconnected	0xFF	FFF	FF		D	isco	nne	ct																				

50.10.9 PSELRXD

Address offset: 0x514 Pin select for RXD

Bit	number		31 30	29	28	27	26	25	24 :	23 2	22 2	1 20	19	18	17	16	15	14 1	3 12	11	10	9	8	7	6	5	4	3 2	1	0
Id			АА	Α	Α	Α	Α	Α	Α	Α	АА	Α	Α	Α	Α	Α	Α	A A	А	Α	Α	Α	Α	Α	Α	Α	Α.	A A	Α	Α
Res	et OxFFFFFFF		1 1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1	1	1 1	1	1
Id	RW Field	Value Id	Value						ı	Des	crip	tion																		
Α	RW PSELRXD		[031]]			Pin	า ทน	ımb	er c	onfi	gura	tion	for	· UA	RT	RXE) sigi	nal											
		Disconnected	0xFFFI	FFFI	FF		Dis	coi	nne	ct																				

50.10.10 RXD

Address offset: 0x518

RXD register

Bit number		31 30 29 28 2	27 26 25 24 23 22 21 20 1	19 18 17 16 15 14 13	12 11 10 9 8 7	6 5 4 3 2 1 0
Id					А	. A A A A A A
Reset 0x000000	00	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description			
A R RXD			RX data received in pre	vious transfers, doubl	e buffered	

50.10.11 TXD

Address offset: 0x51C

TXD register

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A W TXD	TX data to be transferred

50.10.12 BAUDRATE

Address offset: 0x524

Baud rate

Rit ı	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A	
Res	et 0x04000000		0 0 0 0 0 1	0 0 0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW BAUDRATE			Baud rate
		Baud1200	0x0004F000	1200 baud (actual rate: 1205)
		Baud2400	0x0009D000	2400 baud (actual rate: 2396)
		Baud4800	0x0013B000	4800 baud (actual rate: 4808)
		Baud9600	0x00275000	9600 baud (actual rate: 9598)
		Baud14400	0x003B0000	14400 baud (actual rate: 14414)
		Baud19200	0x004EA000	19200 baud (actual rate: 19208)
		Baud28800	0x0075F000	28800 baud (actual rate: 28829)
		Baud38400	0x009D5000	38400 baud (actual rate: 38462)
		Baud57600	0x00EBF000	57600 baud (actual rate: 57762)



Bit number		31	1 30	29	28	8 27	2	6 25	5 2	4 2	23 2	2 2	21 2	0 1	9 1	8 1	17 1	.6	15	14	13	12 :	11	10	9	8	7	6	5	4	3	2	1	0
Id		,	ΑА	Α	Д	A A	A	A A	. 4	4	Α	A A	A A	A	A A	Δ.	Α ,	Д	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	Α
Reset 0x04000000		0	0	0	0	0	1	٥ ا	0)	0	0 0	0 0	C) ()	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id RW Field	Value Id	Va	alue	•						D	Des	crip	tio	1																				
	Baud76800	0x	(013	3A9	00	0				7	680	00 b	oaud	d (a	ctua	al r	ate	: 76	592	(3)														
	Baud115200	0x	010)7E	00	0				1	.152	200	baı	ıd (actı	ual	rat	e: :	115	942	2)													
	Baud230400	0x	03/	٩FB	00	0				2	304	100	baı	ıd (actı	ual	rat	e: 2	231	.884	4)													
	Baud250000	0x	040	000	000	0				2	500	000	baı	ud																				
	Baud460800	0x	075	5F70	000	0				4	608	300	baı	ıd (actı	ual	rat	e: 4	170	588	3)													
	Baud921600	0x	OEE	BED	00	0				9	216	500	baı	ıd (actı	ual	rat	e: 9	941	176	5)													
	Baud1M	0x	100	000	000	0				1	Me	ga	bau	d																				

50.10.13 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control

																									_	_	_	_	_				
Biti	number		31	30	29	28	2/	26	25	24	23	22	21	20	19	18	1/	16	15	14	· 13	12	11	10	9	8	/	6	5	4 .	3 2	1	. 0
Id																															3 B	В	3 A
Res	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0
Id	RW Field	Value Id	Va	lue							De	scri	ptio	on																			
Α	RW HWFC										На	rdw	vare	flo	w	con	tro	I															
		Disabled	0								Dis	abl	ed																				
		Enabled	1								Ena	able	ed																				
В	RW PARITY										Par	ity																					
		Excluded	0x	0							Exc	lud	le p	arit	y b	it																	
		Included	0x	7							Inc	lud	e pa	arit	y bi	it																	

50.11 Electrical specification

50.11.1 UART electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
f _{UART}	Baud rate for UART ⁴² .			1000	kbps
I _{UART1M}	Run current at max baud rate.		55		μΑ
I _{UART115k}	Run current at 115200 bps.		55		μΑ
I _{UART1k2}	Run current at 1200 bps.		55		μΑ
I _{UART,IDLE}	Idle current for UART		1		μΑ
t _{UART,CTSH}	CTS high time	1			μs
t _{UART,START,LP}	Time from STARTRX/STARTTX task to transmission started, low		t _{UART,STAI}	रा	μs
	power mode		+		
			t _{START_HF}	IN	
t _{UART,START,CL}	Time from STARTRX/STARTTX task to transmission started,		1		μs
	constant latency mode				

⁴² Higher baud rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.



51 Mechanical specifications

The mechanical specifications for the packages show the dimensions in millimeters.

51.1 QFN48 6 x 6 mm package





Figure 163: QFN48 6 x 6 mm package


Table 130: QFN48 dimensions in millimeters

Package	Α	A1	А3	b	D, E	D2, E2	е	K	L	
	0.80	0.00		0.15		4.50		0.20	0.35	Min.
QFN48 (6x6)	0.85	0.02	0.2	0.20	6.0	4.60	0.4		0.40	Nom.
	0.90	0.05		0.25		4 70			0.45	Max.



51.2 WLCSP package





SIDE VIEW

Figure 164: WLCSP package

Table 131: WLCSP packet dimensions in millimeters

Package	Α	A1	А3	b	D	E	D2	E2	е	К	L	
	0.351	0.13		0.19								Min.
WLCSP (3.0 × 3.2)	0.375	0.15	0.225	0.20	2.956	3.226	2.4	2.8	0.4	1.4	1.2	Nom.
	0.399	0.17		0.25								Max.



52 Ordering information

This chapter contains information on IC marking, ordering codes, and container sizes.

52.1 IC marking

The nRF52832 IC package is marked like described below.

N	5	2	8	3	2
<p< td=""><td>P></td><td><v< td=""><td>V></td><td><h></h></td><td><p></p></td></v<></td></p<>	P>	<v< td=""><td>V></td><td><h></h></td><td><p></p></td></v<>	V>	<h></h>	<p></p>
<y< td=""><td>Y></td><td><w< td=""><td>W></td><td><l< td=""><td>L></td></l<></td></w<></td></y<>	Y>	<w< td=""><td>W></td><td><l< td=""><td>L></td></l<></td></w<>	W>	<l< td=""><td>L></td></l<>	L>

Figure 165: Package marking

52.2 Box labels

Here are the box labels used for the nRF52832.




Figure 166: Inner box label






Figure 167: Outer box label

52.3 Order code

Here are the nRF52832 order codes and definitions.

n	R	F	5	2	8	3	2	-	<p< th=""><th>P></th><th><v< th=""><th>V></th><th>-</th><th><c< th=""><th>C></th><th></th></c<></th></v<></th></p<>	P>	<v< th=""><th>V></th><th>-</th><th><c< th=""><th>C></th><th></th></c<></th></v<>	V>	-	<c< th=""><th>C></th><th></th></c<>	C>	
---	---	---	---	---	---	---	---	---	--	----	--	----	---	--	----	--

Figure 168: Order code

Table 132: Abbreviations

Abbreviation	Definition and implemented codes
N52/nRF52	nRF52 Series product
832	Part code
<pp></pp>	Package variant code
<vv></vv>	Function variant code
<h><p><f></f></p></h>	Build code
	H - Hardware version code
	P - Production configuration code (production site, etc.)
<yy><ww><ll></ll></ww></yy>	F - Firmware version code (only visible on shipping container label) Tracking code
	YY - Year code
	WW - Assembly week number
	LL - Wafer lot code
<cc></cc>	Container code

52.4 Code ranges and values

Defined here are the nRF52832 code ranges and values.



Table 133: Package variant codes

<pp></pp>	Package	Size (mm)	Pin/Ball count	Pitch (mm)
QF	QFN	6 x 6	48	0.4
CI	WLCSP	3.0 x 3.2	50	0.4

Table 134: Function variant codes

<vv></vv>	Flash (kB)	RAM (kB)
AA	512	64
AB	256	32

Table 135: Hardware version codes

Table 136: Production configuration codes

<p></p>	Description
[09]	Production device identifier (incremental)
[A Z]	Engineering device identifier (incremental)

Table 137: Production version codes

<f></f>	Description
[A N, P Z]	Version of preprogrammed firmware
[0]	Delivered without preprogrammed firmware

Table 138: Year codes

<yy></yy>	Description
[15 99]	Production year: 2015 to 2099

Table 139: Week codes

<ww></ww>	Description
[152]	Week of production

Table 140: Lot codes

<ll></ll>	Description
[AA ZZ]	Wafer production lot identifier

Table 141: Container codes

<cc></cc>	Description	
R7	7" Reel	
R	7" Reel 13" Reel	
T	Tray	

52.5 Product options

Defined here are the nRF52832 product options.

Table 142: nRF52832 order codes

Order code	Minimum ordering quantity (MOQ)	Comment
nRF52832-QFAA-R7	1000	Availability to be announced.
nRF52832-QFAA-R	3000	
nRF52832-QFAA-T	490	
nRF52832-CIAA-R7	1500	
nRF52832-CIAA-R	7000	
nRF52832-QFAB-R	3000	
nRF52832-QFAB-R7	1000	
nRF52832-QFAB-T	490	

Table 143: Development tools order code

Order code	Description
nRF52-DK	nRF52 Development Kit



53 Reference circuitry

To ensure good RF performance when designing PCBs, it is highly recommended to use the PCB layouts and component values provided by Nordic Semiconductor.

Documentation for the different package reference circuits, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from *Reference layout nRF52 Series*.

53.1 Schematic QFAA and QFAB QFN48 with internal LDO setup




Figure 169: QFAA and QFAB QFN48 with internal LDO setup

Table 144: Bill of material for QFAA and QFAB QFN48 with internal LDO setup

Designator	Value	Description	Footprint
C1, C2, C11, C12	12 pF	Capacitor, NPO, ±2%	0402
C3	0.8 pF	Capacitor, NPO, ±5%	0402
C4, C5, C8	100 nF	Capacitor, X7R, ±10%	0402
C6	N.C.	Not mounted	0402
C7	100 pF	Capacitor, NPO, ±5%	0402
C9	4.7 μF	Capacitor, X5R, ±10%	0603
C10	1.0 μF	Capacitor, X7R, ±10%	0603
L1	3.9 nH	High frequency chip inductor ±5%	0402
U1	nRF52832-QFAA	Multi-protocol Bluetooth low energy, ANT, and 2.4 GHz proprietary system on chip	QFN-48
	and nRF52832-QFAB		
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, total tol. ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 3215, 32.768 kHz, CI=9 pF, total tol. ±50 ppm	XTAL_3215



53.2 Schematic QFAA and QFAB QFN48 with DC/DC regulator setup




Figure 170: QFAA and QFAB QFN48 with DC/DC regulator setup

Table 145: Bill of material for QFAA and QFAB QFN48 with DC/DC regulator setup

Designator	Value	Description	Footprint
C1, C2, C11, C12	12 pF	Capacitor, NPO, ±2%	0402
C3	0.8 pF	Capacitor, NPO, ±5%	0402
C4, C5, C8	100 nF	Capacitor, X7R, ±10%	0402
C6	N.C.	Not mounted	0402
C7	100 pF	Capacitor, NPO, ±5%	0402
C9	4.7 μF	Capacitor, X5R, ±10%	0603
C10	1.0 μF	Capacitor, X7R, ±10%	0603
L1	3.9 nH	High frequency chip inductor ±5%	0402
L2	10 μΗ	Chip inductor, IDC,min = 50 mA, ±20%	0603
L3	15 nH	High frequency chip inductor ±10%	0402
U1	nRF52832-QFAA	Multi-protocol Bluetooth low energy, ANT, and 2.4 GHz proprietary system on chip	QFN-48
	and nRF52832-QFAB		
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, total tol. ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 3215, 32.768 kHz, CI=9 pF, total tol. ±50 ppm	XTAL_3215



53.3 Schematic QFAA and QFAB QFN48 with DC/DC regulator and NFC setup




Figure 171: QFAA and QFAB QFN48 with DC/DC regulator and NFC setup

Table 146: Bill of material for QFAA and QFAB QFN48 with DC/DC converter and NFC setup

Designator	Value	Description	Footprint
C1, C2, C11, C12	12 pF	Capacitor, NPO, ±2%	0402
C3	0.8 pF	Capacitor, NPO, ±5%	0402
C4, C5, C8	100 nF	Capacitor, X7R, ±10%	0402
C6	N.C.	Not mounted	0402
C7	100 pF	Capacitor, NPO, ±5%	0402
C9	4.7 μF	Capacitor, X5R, ±10%	0603
C10	1.0 μF	Capacitor, X7R, ±10%	0603
C _{tune1} , Ctune2	TBD pF	Capacitor, NPO, ±5%	0402
L1	3.9 nH	High frequency chip inductor ±5%	0402
L2	10 μΗ	Chip inductor, IDC,min = 50 mA, ±20%	0603
L3	15 nH	High frequency chip inductor ±10%	0402
U1	nRF52832-QFAA	Multi-protocol Bluetooth low energy, ANT, and 2.4 GHz proprietary system on chip	QFN-48
	and nRF52832-QFAB		
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 3215, 32.768 kHz, CI=9 pF, ±50 ppm	XTAL 3215



53.4 Schematic CIAA WLCSP with internal LDO setup




Figure 172: CIAA WLCSP with internal LDO setup

Table 147: Bill of material for CIAA WLCSP with internal LDO setup

Designator	Value	Description	Footprint
C1, C2, C10, C11	12 pF	Capacitor, NPO, ±2%	0201
C3	1.0 pF	Capacitor, NPO, ±5%	0201
C4, C5	100 nF	Capacitor, X7R, ±10%	0201
C6, C7	100 pF	Capacitor, NPO, ±5%	0201
C8	4.7 μF	Capacitor, X5R, ±10%	0603
C9	1.0 μF	Capacitor, X5R, ±5%	0402
L1	3.3 nH	High frequency chip inductor ±5%	0201
U1	nRF52832-CIAA	Multi-protocol Bluetooth low energy, ANT, and 2.4 GHz proprietary system on chip	WLCSP_C50
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, total tol. ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, CI=9 pF, ±50 ppm	XTAL_2012



53.5 Schematic CIAA WLCSP with DC/DC regulator setup




Figure 173: CIAA WLCSP with DC/DC regulator setup

Table 148: Bill of material for CIAA WLCSP with DC/DC regulator setup

Designator	Value	Description	Footprint
C1, C2, C10, C11	12 pF	Capacitor, NPO, ±2%	0201
C3	1.0 pF	Capacitor, NPO, ±5%	0201
C4, C5	100 nF	Capacitor, X7R, ±10%	0201
C6, C7	100 pF	Capacitor, NPO, ±5%	0201
C8	4.7 μF	Capacitor, X5R, ±10%	0603
C9	1.0 μF	Capacitor, X5R, ±5%	0402
L1	3.3 nH	High frequency chip inductor ±5%	0201
L2	10 μΗ	Chip inductor, IDC,min = 50 mA, ±20%	0603
L3	15 nH	High frequency chip inductor ±10%	0402
U1	nRF52832-CIAA	Multi-protocol Bluetooth low energy, ANT, and 2.4 GHz proprietary system on chip	WLCSP_C50
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, CI=9 pF, ±50 ppm	XTAL_2012



53.6 Schematic CIAA WLCSP with DC/DC regulator and NFC setup




Figure 174: CIAA WLCSP with DC/DC regulator and NFC setup

For PCB reference layouts, see Reference layout nRF52 Series.

Table 149: Bill of material for CIAA WLCSP with DC/DC converter and NFC setup

Designator	Value	Description	Footprint
C1, C2, C10, C11	12 pF	Capacitor, NPO, ±2%	0201
C3	1.0 pF	Capacitor, NPO, ±5%	0201
C4, C5	100 nF	Capacitor, X7R, ±10%	0201
C6, C7	100 pF	Capacitor, NPO, ±5%	0201
C8	4.7 μF	Capacitor, X5R, ±10%	0603
C9	1.0 μF	Capacitor, X5R, ±5%	0402
C _{tune1} , C _{tune2}	TBD pF	Capacitor, NPO, ±5%	0201
L1	3.3 nH	High frequency chip inductor ±5%	0201
L2	10 μΗ	Chip inductor, IDC,min = 50 mA, ±20%	0603
L3	15 nH	High frequency chip inductor ±10%	0402
U1	nRF52832-CIAA	Multi-protocol Bluetooth low energy, ANT, and 2.4 GHz proprietary system on chip	WLCSP_C50
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, CI=9 pF, ±50 ppm	XTAL_2012

53.7 PCB guidelines

A well-designed PCB is necessary to achieve good RF performance. A poor layout can lead to loss in performance or functionality.

A qualified RF layout for the IC and its surrounding components, including matching networks, can be downloaded from *Reference layout nRF52 Series*.

To ensure optimal performance, it is essential that you follow the schematics and layout references closely. Especially in the case of the antenna matching circuitry (components between device pin ANT and the antenna), any changes to the layout can change the behavior, resulting in degradation of RF performance or a need to change component values. All the reference circuits are designed for use with a 50 ohm single end antenna.

A PCB with a minimum of two layers, including a ground plane, is recommended for optimal performance. On PCBs with more than two layers, put a keep-out area on the inner layers directly below the antenna



matching circuitry (components between device pin ANT and the antenna) to reduce the stray capacitances that influence RF performance.

A matching network is needed between the RF pin ANT and the antenna, to match the antenna impedance (normally 50 ohm) to the optimum RF load impedance for the chip. For optimum performance, the impedance for the matching network should be set as described in the recommended package reference circuitry in *Reference circuitry* on page 546 above.

The DC supply voltage should be decoupled as close as possible to the VDD pins with high performance RF capacitors. See the schematics for recommended decoupling capacitor values. The supply voltage for the chip should be filtered and routed separately from the supply voltages of any digital circuitry.

Long power supply lines on the PCB should be avoided. All device grounds, VDD connections, and VDD bypass capacitors must be connected as close as possible to the IC. For a PCB with a topside RF ground plane, the VSS pins should be connected directly to the ground plane. For a PCB with a bottom ground plane, the best technique is to have via holes as close as possible to the VSS pads. A minimum of one via hole should be used for each VSS pin.

Fast switching digital signals should not be routed close to the crystal or the power supply lines. Capacitive loading of fast switching digital output lines should be minimized in order to avoid radio interference.

53.8 PCB layout example

The PCB layout shown below is a reference layout for the QFN package with internal LDO setup.

Important: Pay attention to how the capacitor C3 is grounded. It is not directly connected to the ground plane, but grounded via VSS pin 31. This is done to create additional filtering of harmonic components.

For all available reference layouts, see Reference layout nRF52 Series.




Figure 175: Top silk layer






Figure 176: Top layer




Figure 177: Bottom layer

Important: No components in bottom layer.



54 Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

54.1 RoHS and REACH statement

Nordic Semiconductor products meet the requirements of Directive 2002/95/EC of the European Parliament and of the Council on the Restriction of Hazardous Substances (RoHS) and the requirements of the REACH regulation (EC 1907/2006) on Registration, Evaluation, Authorization and Restriction of Chemicals.

The SVHC (Substances of Very High Concern) candidate list is continually being updated. Complete hazardous substance reports, material composition reports and latest version of Nordic's REACH statement can be found on our website.



54.2 Life support applications

Nordic Semiconductor products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury.

Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

FCC Statement

2.2 List of applicable FCC rules: FCC Part15 Subpart C, Section 15.247

Information on test modes and additional testing requirements

To investigate the maximum EMI emission characteristics generates from EUT, the test system was pre-scanning tested base on the consideration of following EUT operation mode or test configuration mode which possible have effect on EMI emission level. Each of these EUT operation mode(s) or test configuration mode(s) mentioned above was evaluated respectively.

RADIATED EMISSION TEST (BELOW 1GHz):

Pre-Scan has been conducted to determine the worst-case mode from all possible combinations between available modulations, data rates, XYZ axis and antenna ports (if EUT with antenna diversity architecture).

For the test results, only the worst case was shown in test report.

RADIATED EMISSION TEST (ABOVE 1GHz):

Pre-Scan has been conducted to determine the worst-case mode from all possible combinations between available modulations, data rates, XYZ axis and antenna ports (if EUT with antenna diversity architecture).

Additional testing Part15SubpartB disclaimer

The grantee should include a statement that the modular transmitter is only FCC authorized forthe specific rule parts (i.e., FCC transmitter rules)listedonthegrant, and that the host productmanufacturer is responsible for compliance to any other FCC rules that apply to the host notcovered by the modular transmitter grant of certification .If the grantee markets their product asbeing Part 15SubpartBcompliant(when it also contains unintentional - radiator digital circuit y), then the grantee shall provide a notice stating that the final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed.

Federal Communication Commission Statement (FCC, U.S.)

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no quarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

(1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

FCC Caution:

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment.

FCC Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator & your body.

FCC INFORMATION (additional)

OEM INTEGRATION INSTRUCTIONS:

This device is intended only for OEM integrators under the following conditions: The module must be installed in the host equipment such that 20 cm is maintained between the antenna and users, and the transmitter module may not be colocated with any other transmitter or antenna. The module shall be only used with the internal antenna(s) that has been originally tested and certified with this module. As long as 3 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.).

Validity of using the module certification:

In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC authorization for this module in combination with the host equipment is no longer considered valid and the FCC ID of the module cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

Module label:

FCC ID: 2A2P9-NRF52832

The final end product must be labeled in a visible area with the following: "Contains FCC ID:2A2P9-NRF52832". Information that must be placed in the end user manual:

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual.

The module not applicable Limited module procedures. The module is a Single module and complies with the requirement of FCCPart15.2

The module has its own antenna, anddoesn'tneedahost's printed board microstriptrace antenna etc, Not applicable Trace antenna designs

List of applicable FCC rules

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Warning: changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment

Specific operational use conditions

This device is intended only for OEM integrators under the following conditions: The module must be installed in the host equipment such that 20 cm is maintained between the antenna and users, and the transmitter module may not be colocated with any other transmitter or antenna. The module shall be only used with the internal antenna(s) that has been originally tested and certified with this module. As long as 3 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.).

Validity of using the module certification:


In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC authorization for this module in combination with the host equipment is no longer considered valid and the FCC ID of the module cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

Limited module procedures

The product is an unrestricted module.

Antennas

Antenna Type: PCB Antenna Antenna Gain(Peak): 0 dBi



RF exposure considerations

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with a minimum distance of 20cm between the radiator & your body. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

Module label:

FCC ID: 2A2P9-NRF52832

List of applicable FCC rules: FCC Part15 Subpart C, Section 15.247

Information on test modes and additional testing requirements

To investigate the maximum EMI emission characteristics generates from EUT, the test system was pre-scanning tested base on the consideration of following EUT operation mode or test configuration mode which possible have effect on EMI emission level. Each of these EUT operation mode(s) or test configuration mode(s) mentioned above was evaluated respectively.

RADIATED EMISSION TEST (BELOW 1GHz):

Pre-Scan has been conducted to determine the worst-case mode from all possible combinations between available modulations, data rates, XYZ axis and antenna ports (if EUT with antenna diversity architecture).

For the test results, only the worst case was shown in test report.

RADIATED EMISSION TEST (ABOVE 1GHz):

Pre-Scan has been conducted to determine the worst-case mode from all possible combinations between available modulations, data rates, XYZ axis and antenna ports (if EUT with antenna diversity architecture).

Additional testing Part15SubpartB disclaimer

The grantee should include a statement that the modular transmitter is only FCC authorized forthe specific rule parts (i.e., FCC transmitter rules) listedonthegrant, and that the host productmanufacturer is responsible for compliance to any other FCC rules that apply to the host notcovered by the modular transmitter grant of certification. If the grantee markets their product asbeing Part 15SubpartBcompliant(when it also contains unintentional - radiator digital circuit y), then the grantee shall provide a notice stating that the final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed.

Federal Communication Commission Statement (FCC, U.S.)

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential

installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

(1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

FCC Caution:

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment.